[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230414134812.16812-2-quic_devipriy@quicinc.com>
Date: Fri, 14 Apr 2023 19:18:09 +0530
From: Devi Priya <quic_devipriy@...cinc.com>
To: <agross@...nel.org>, <andersson@...nel.org>,
<konrad.dybcio@...aro.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <mturquette@...libre.com>,
<sboyd@...nel.org>, <linux-arm-msm@...r.kernel.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-clk@...r.kernel.org>
CC: <quic_srichara@...cinc.com>, <quic_sjaganat@...cinc.com>,
<quic_kathirav@...cinc.com>, <quic_arajkuma@...cinc.com>,
<quic_anusha@...cinc.com>, <quic_poovendh@...cinc.com>
Subject: [PATCH V1 1/4] dt-bindings: clock: qcom,ipq9574-gcc: Drop the Bias PLL ubi clock source
Remove bias_pll_ubi_nc_clk from the binding as it has been removed from
the Device Tree. Also added Bjorn Andersson to the maintainers list.
Signed-off-by: Devi Priya <quic_devipriy@...cinc.com>
---
Changes since V9:
- Dropped the clock description for Bias PLL ubi clock source
to reflect the gcc node in the DT
- Added Bjorn Andersson to the maintainers list
Documentation/devicetree/bindings/clock/qcom,ipq9574-gcc.yaml | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/Documentation/devicetree/bindings/clock/qcom,ipq9574-gcc.yaml b/Documentation/devicetree/bindings/clock/qcom,ipq9574-gcc.yaml
index afc68eb9d7cc..8581de266750 100644
--- a/Documentation/devicetree/bindings/clock/qcom,ipq9574-gcc.yaml
+++ b/Documentation/devicetree/bindings/clock/qcom,ipq9574-gcc.yaml
@@ -7,6 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Qualcomm Global Clock & Reset Controller on IPQ9574
maintainers:
+ - Bjorn Andersson <andersson@...nel.org>
- Anusha Rao <quic_anusha@...cinc.com>
description: |
@@ -25,7 +26,6 @@ properties:
items:
- description: Board XO source
- description: Sleep clock source
- - description: Bias PLL ubi clock source
- description: PCIE30 PHY0 pipe clock source
- description: PCIE30 PHY1 pipe clock source
- description: PCIE30 PHY2 pipe clock source
@@ -48,7 +48,6 @@ examples:
reg = <0x01800000 0x80000>;
clocks = <&xo_board_clk>,
<&sleep_clk>,
- <&bias_pll_ubi_nc_clk>,
<&pcie30_phy0_pipe_clk>,
<&pcie30_phy1_pipe_clk>,
<&pcie30_phy2_pipe_clk>,
--
2.17.1
Powered by blists - more mailing lists