| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20230416173302.1185683-1-mmyangfl@gmail.com>
Date: Mon, 17 Apr 2023 01:32:56 +0800
From: David Yang <mmyangfl@...il.com>
To: linux-clk@...r.kernel.org
Cc: devicetree@...r.kernel.org, David Yang <mmyangfl@...il.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Philipp Zabel <p.zabel@...gutronix.de>,
linux-kernel@...r.kernel.org
Subject: [PATCH v2 0/4] clk: Add basic register clock controller
These clocks were provided in `include/linux/clk-provider.h`, but lacks DT
bindings. Add a clock controller to avoid operation conflict on same
register.
v2: split clock controller and its clocks
Links:
v1: https://lore.kernel.org/r/20230414181302.986271-1-mmyangfl@gmail.com
David Yang (4):
dt-bindings: clock: Add simple-clock-controller
clk: Add simple clock controller
dt-bindings: clock: Add gate-clock
clk: gate: Add DT binding
.../devicetree/bindings/clock/gate-clock.yaml | 58 ++++
.../clock/simple-clock-controller.yaml | 50 +++
drivers/clk/Makefile | 1 +
drivers/clk/clk-gate.c | 81 +++++
drivers/clk/clk-of.c | 292 ++++++++++++++++++
drivers/clk/clk-of.h | 26 ++
6 files changed, 508 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/gate-clock.yaml
create mode 100644 Documentation/devicetree/bindings/clock/simple-clock-controller.yaml
create mode 100644 drivers/clk/clk-of.c
create mode 100644 drivers/clk/clk-of.h
base-commit: 7a934f4bd7d6f9da84c8812da3ba42ee10f5778e
--
2.39.2
Powered by blists - more mailing lists