lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <202305201151.maSigShe-lkp@intel.com>
Date:   Sat, 20 May 2023 12:17:31 +0800
From:   kernel test robot <lkp@...el.com>
To:     Jiaxun Yang <jiaxun.yang@...goat.com>, linux-mips@...r.kernel.org
Cc:     oe-kbuild-all@...ts.linux.dev, linux-kernel@...r.kernel.org,
        tsbogend@...ha.franken.de, linux-arch@...r.kernel.org,
        arnd@...db.de, Jiaxun Yang <jiaxun.yang@...goat.com>,
        Baoquan He <bhe@...hat.com>,
        Huacai Chen <chenhuacai@...nel.org>
Subject: Re: [PATCH v4] mips: add <asm-generic/io.h> including

Hi Jiaxun,

kernel test robot noticed the following build warnings:

[auto build test WARNING on soc/for-next]
[also build test WARNING on linus/master v6.4-rc2 next-20230519]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]

url:    https://github.com/intel-lab-lkp/linux/commits/Jiaxun-Yang/mips-add-asm-generic-io-h-including/20230520-035318
base:   https://git.kernel.org/pub/scm/linux/kernel/git/soc/soc.git for-next
patch link:    https://lore.kernel.org/r/20230519195135.79600-1-jiaxun.yang%40flygoat.com
patch subject: [PATCH v4] mips: add <asm-generic/io.h> including
config: mips-allyesconfig
compiler: mips-linux-gcc (GCC) 12.1.0
reproduce (this is a W=1 build):
        wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
        chmod +x ~/bin/make.cross
        # https://github.com/intel-lab-lkp/linux/commit/4f10a6993ab8060829908b87cdeea41f7eae38e7
        git remote add linux-review https://github.com/intel-lab-lkp/linux
        git fetch --no-tags linux-review Jiaxun-Yang/mips-add-asm-generic-io-h-including/20230520-035318
        git checkout 4f10a6993ab8060829908b87cdeea41f7eae38e7
        # save the config file
        mkdir build_dir && cp config build_dir/.config
        COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-12.1.0 make.cross W=1 O=build_dir ARCH=mips olddefconfig
        COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-12.1.0 make.cross W=1 O=build_dir ARCH=mips SHELL=/bin/bash

If you fix the issue, kindly add following tag where applicable
| Reported-by: kernel test robot <lkp@...el.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202305201151.maSigShe-lkp@intel.com/

All warnings (new ones prefixed by >>):

   In file included from drivers/mmc/host/dw_mmc-hi3798cv200.c:16:
>> drivers/mmc/host/dw_mmc.h:506: warning: "__raw_writeq" redefined
     506 | #define __raw_writeq(__value, __reg) \
         | 
   In file included from arch/mips/include/asm/page.h:200,
                    from include/linux/shm.h:6,
                    from include/linux/sched.h:16,
                    from include/linux/mmc/host.h:10,
                    from drivers/mmc/host/dw_mmc-hi3798cv200.c:8:
   arch/mips/include/asm/io.h:566: note: this is the location of the previous definition
     566 | #define __raw_writeq __raw_writeq
         | 
>> drivers/mmc/host/dw_mmc.h:508: warning: "__raw_readq" redefined
     508 | #define __raw_readq(__reg) (*(volatile u64 __force *)(__reg))
         | 
   arch/mips/include/asm/io.h:562: note: this is the location of the previous definition
     562 | #define __raw_readq __raw_readq
         | 


vim +/__raw_writeq +506 drivers/mmc/host/dw_mmc.h

76184ac17edf3c Ben Dooks   2015-03-25  473  
f95f3850f7a9e1 Will Newton 2011-01-02  474  /* Register access macros */
f95f3850f7a9e1 Will Newton 2011-01-02  475  #define mci_readl(dev, reg)			\
a2f17680f42878 Ben Dooks   2015-03-25  476  	readl_relaxed((dev)->regs + SDMMC_##reg)
f95f3850f7a9e1 Will Newton 2011-01-02  477  #define mci_writel(dev, reg, value)			\
a2f17680f42878 Ben Dooks   2015-03-25  478  	writel_relaxed((value), (dev)->regs + SDMMC_##reg)
f95f3850f7a9e1 Will Newton 2011-01-02  479  
f95f3850f7a9e1 Will Newton 2011-01-02  480  /* 16-bit FIFO access macros */
f95f3850f7a9e1 Will Newton 2011-01-02  481  #define mci_readw(dev, reg)			\
a2f17680f42878 Ben Dooks   2015-03-25  482  	readw_relaxed((dev)->regs + SDMMC_##reg)
f95f3850f7a9e1 Will Newton 2011-01-02  483  #define mci_writew(dev, reg, value)			\
a2f17680f42878 Ben Dooks   2015-03-25  484  	writew_relaxed((value), (dev)->regs + SDMMC_##reg)
f95f3850f7a9e1 Will Newton 2011-01-02  485  
f95f3850f7a9e1 Will Newton 2011-01-02  486  /* 64-bit FIFO access macros */
f95f3850f7a9e1 Will Newton 2011-01-02  487  #ifdef readq
f95f3850f7a9e1 Will Newton 2011-01-02  488  #define mci_readq(dev, reg)			\
a2f17680f42878 Ben Dooks   2015-03-25  489  	readq_relaxed((dev)->regs + SDMMC_##reg)
f95f3850f7a9e1 Will Newton 2011-01-02  490  #define mci_writeq(dev, reg, value)			\
a2f17680f42878 Ben Dooks   2015-03-25  491  	writeq_relaxed((value), (dev)->regs + SDMMC_##reg)
f95f3850f7a9e1 Will Newton 2011-01-02  492  #else
f95f3850f7a9e1 Will Newton 2011-01-02  493  /*
f95f3850f7a9e1 Will Newton 2011-01-02  494   * Dummy readq implementation for architectures that don't define it.
f95f3850f7a9e1 Will Newton 2011-01-02  495   *
f95f3850f7a9e1 Will Newton 2011-01-02  496   * We would assume that none of these architectures would configure
f95f3850f7a9e1 Will Newton 2011-01-02  497   * the IP block with a 64bit FIFO width, so this code will never be
f95f3850f7a9e1 Will Newton 2011-01-02  498   * executed on those machines. Defining these macros here keeps the
f95f3850f7a9e1 Will Newton 2011-01-02  499   * rest of the code free from ifdefs.
f95f3850f7a9e1 Will Newton 2011-01-02  500   */
f95f3850f7a9e1 Will Newton 2011-01-02  501  #define mci_readq(dev, reg)			\
892b1e312b1791 James Hogan 2011-06-24  502  	(*(volatile u64 __force *)((dev)->regs + SDMMC_##reg))
f95f3850f7a9e1 Will Newton 2011-01-02  503  #define mci_writeq(dev, reg, value)			\
892b1e312b1791 James Hogan 2011-06-24  504  	(*(volatile u64 __force *)((dev)->regs + SDMMC_##reg) = (value))
76184ac17edf3c Ben Dooks   2015-03-25  505  
76184ac17edf3c Ben Dooks   2015-03-25 @506  #define __raw_writeq(__value, __reg) \
76184ac17edf3c Ben Dooks   2015-03-25  507  	(*(volatile u64 __force *)(__reg) = (__value))
76184ac17edf3c Ben Dooks   2015-03-25 @508  #define __raw_readq(__reg) (*(volatile u64 __force *)(__reg))
f95f3850f7a9e1 Will Newton 2011-01-02  509  #endif
f95f3850f7a9e1 Will Newton 2011-01-02  510  

-- 
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki

View attachment "config" of type "text/plain" (331864 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ