lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230602070922.GJ14287@atomide.com>
Date:   Fri, 2 Jun 2023 10:09:22 +0300
From:   Tony Lindgren <tony@...mide.com>
To:     Nishanth Menon <nm@...com>
Cc:     Conor Dooley <conor+dt@...nel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Rob Herring <robh+dt@...nel.org>, linux-kernel@...r.kernel.org,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        Tero Kristo <kristo@...nel.org>,
        Vignesh Raghavendra <vigneshr@...com>,
        Udit Kumar <u-kumar1@...com>, Nitin Yadav <n-yadav@...com>,
        Neha Malcom Francis <n-francis@...com>
Subject: Re: [PATCH 3/6] arm64: dts: ti: k3-j721s2: Add general purpose timers

* Nishanth Menon <nm@...com> [230531 21:32]:
> There are 20 general purpose timers on j721s2 that can be used for
> things like PWM using pwm-omap-dmtimer driver. There are also
> additional ten timers in the MCU domain which are meant for MCU
> firmware usage and hence marked reserved by default.
> 
> Though the count is similar to J721e/J7200, the device IDs and clocks
> used in j721s2 are different with the option of certain clocks having
> options of additional clock muxes. Since there is very minimal reuse,
> it is cleaner to integrate as part of SoC files itself. The defaults
> are configured for clocking the timers from system clock(HFOSC0).

Reviewed-by: Tony Lindgren <tony@...mide.com>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ