[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <e63e6d33-6659-b63f-2716-c347aba7f525@amd.com>
Date: Thu, 15 Jun 2023 11:33:57 +0530
From: Ravi Bangoria <ravi.bangoria@....com>
To: Ian Rogers <irogers@...gle.com>
Cc: acme@...nel.org, jolsa@...nel.org, namhyung@...nel.org,
peterz@...radead.org, james.clark@....com, alisaidi@...zon.com,
leo.yan@...aro.org, adrian.hunter@...el.com,
kan.liang@...ux.intel.com, mark.rutland@....com,
maddy@...ux.ibm.com, tmricht@...ux.ibm.com,
linux-perf-users@...r.kernel.org, linux-kernel@...r.kernel.org,
sandipan.das@....com, ananth.narayan@....com,
santosh.shukla@....com, Ravi Bangoria <ravi.bangoria@....com>
Subject: Re: [PATCH v2 2/3] perf mem amd: Fix perf_pmus__num_mem_pmus()
>> +int perf_pmus__num_mem_pmus(void)
>> +{
>> + /* AMD uses IBS OP pmu for perf mem/c2c */
>
> nit: could we just add:
> AMD uses IBS OP pmu and not a core PMU for perf mem/c2c
Sure.
Powered by blists - more mailing lists