linux-kernel - Re: [PATCH 1/2] dt-bindings: arm: pmu: Add Cortex-A520, Cortex-A715, and Cortex-A720

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <CAL_Jsq+T_8JNAQ1Ca8kNH0LCkiytJuSZPZeC_pvyOOG6xvQh+g@mail.gmail.com>
Date:   Wed, 5 Jul 2023 15:40:38 -0600
From:   Rob Herring <robh@...nel.org>
To:     Robin Murphy <robin.murphy@....com>
Cc:     Will Deacon <will@...nel.org>, Mark Rutland <mark.rutland@....com>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Conor Dooley <conor+dt@...nel.org>,
        linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/2] dt-bindings: arm: pmu: Add Cortex-A520, Cortex-A715,
 and Cortex-A720

On Mon, Jul 3, 2023 at 1:40 PM Robin Murphy <robin.murphy@....com> wrote:
>
> On 2023-06-30 19:56, Rob Herring wrote:
> > Add compatible strings for the Arm Cortex-A520, Cortex-A715, and
> > Cortex-A720 CPU PMUs.
> >
> > Signed-off-by: Rob Herring <robh@...nel.org>
> > ---
> >   Documentation/devicetree/bindings/arm/pmu.yaml | 3 +++
> >   1 file changed, 3 insertions(+)
> >
> > diff --git a/Documentation/devicetree/bindings/arm/pmu.yaml b/Documentation/devicetree/bindings/arm/pmu.yaml
> > index e14358bf0b9c..0cc468d6c372 100644
> > --- a/Documentation/devicetree/bindings/arm/pmu.yaml
> > +++ b/Documentation/devicetree/bindings/arm/pmu.yaml
> > @@ -49,7 +49,10 @@ properties:
> >             - arm,cortex-a77-pmu
> >             - arm,cortex-a78-pmu
> >             - arm,cortex-a510-pmu
> > +          - arm,cortex-a520-pmu
> >             - arm,cortex-a710-pmu
> > +          - arm,cortex-a715-pmu
> > +          - arm,cortex-a720-pmu
> >             - arm,cortex-x1-pmu
> >             - arm,cortex-x2-pmu
>
> Should we catch up on Cortex-X (3 and 4 now) while we're at it?

Yes. I'll add those.

Looking a bit further at this, it seems a bunch of platforms
(including a Cortex-X3 based one) are just using "arm,armv8-pmuv3".
That's supposed to be just for s/w models, but it's not enforceable.

Rob