linux-kernel - Re: [RESEND PATCH v6 0/7] Add PLL clocks driver and syscon for StarFive JH7110 SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20230712-footage-smokiness-8f3d224073ce@spud>
Date:   Wed, 12 Jul 2023 17:09:18 +0100
From:   Conor Dooley <conor@...nel.org>
To:     Xingyu Wu <xingyu.wu@...rfivetech.com>,
        Stephen Boyd <sboyd@...nel.org>
Cc:     linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org,
        Michael Turquette <mturquette@...libre.com>,
        Stephen Boyd <sboyd@...nel.org>,
        Rob Herring <robh+dt@...nel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Philipp Zabel <p.zabel@...gutronix.de>,
        Emil Renner Berthing <emil.renner.berthing@...onical.com>,
        Paul Walmsley <paul.walmsley@...ive.com>,
        Palmer Dabbelt <palmer@...belt.com>,
        Albert Ou <aou@...s.berkeley.edu>,
        Hal Feng <hal.feng@...rfivetech.com>,
        William Qiu <william.qiu@...rfivetech.com>,
        linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org
Subject: Re: [RESEND PATCH v6 0/7] Add PLL clocks driver and syscon for
 StarFive JH7110 SoC

Stephen,

On Tue, Jul 04, 2023 at 11:29:15PM +0100, Conor Dooley wrote:
> On Tue, Jul 04, 2023 at 02:46:03PM +0800, Xingyu Wu wrote:
> > [Resending because it has a error about examples in syscon bingdings
> > and has to be fixed.]
> > 
> > This patch serises are to add PLL clocks driver and providers by writing
> > and reading syscon registers for the StarFive JH7110 RISC-V SoC. And add 
> > documentation and nodes to describe StarFive System Controller(syscon)
> > Registers. This patch serises are based on Linux 6.4.
> 
> Could you take a look at this series when you get a chance, please?
> Would be good to finally get it merged since the syscon bits are a dep
> for a few other things :)

When Emil has had a chance to look at this, my plan was to send you a PR
for the bindings & clock bits, like I did for the last round of StarFive
changes. Would that be okay with you?

Thanks,
Conor.

> > William Qiu (2):
> >   dt-bindings: soc: starfive: Add StarFive syscon module
> >   riscv: dts: starfive: jh7110: Add syscon nodes
> > 
> > Xingyu Wu (5):
> >   dt-bindings: clock: Add StarFive JH7110 PLL clock generator
> >   dt-bindings: clock: jh7110-syscrg: Add PLL clock inputs
> >   clk: starfive: Add StarFive JH7110 PLL clock driver
> >   clk: starfive: jh7110-sys: Add PLL clocks source from DTS
> >   riscv: dts: starfive: jh7110: Add PLL clocks source in SYSCRG node
> > 
> >  .../bindings/clock/starfive,jh7110-pll.yaml   |  46 ++
> >  .../clock/starfive,jh7110-syscrg.yaml         |  18 +-
> >  .../soc/starfive/starfive,jh7110-syscon.yaml  |  93 ++++
> >  MAINTAINERS                                   |  13 +
> >  arch/riscv/boot/dts/starfive/jh7110.dtsi      |  30 +-
> >  drivers/clk/starfive/Kconfig                  |   9 +
> >  drivers/clk/starfive/Makefile                 |   1 +
> >  .../clk/starfive/clk-starfive-jh7110-pll.c    | 507 ++++++++++++++++++
> >  .../clk/starfive/clk-starfive-jh7110-sys.c    |  45 +-
> >  .../dt-bindings/clock/starfive,jh7110-crg.h   |   6 +
> >  10 files changed, 746 insertions(+), 22 deletions(-)
> >  create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7110-pll.yaml
> >  create mode 100644 Documentation/devicetree/bindings/soc/starfive/starfive,jh7110-syscon.yaml
> >  create mode 100644 drivers/clk/starfive/clk-starfive-jh7110-pll.c
> > 
> > -- 
> > 2.25.1
> > 



Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)