[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <53b67388-8b64-f668-0e56-299dd1044db1@linaro.org>
Date: Fri, 14 Jul 2023 08:29:14 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Chanho Park <chanho61.park@...sung.com>,
'Jaewon Kim' <jaewon02.kim@...sung.com>,
'Rob Herring' <robh+dt@...nel.org>,
'Krzysztof Kozlowski' <krzysztof.kozlowski+dt@...aro.org>,
'Conor Dooley' <conor+dt@...nel.org>,
'Alim Akhtar' <alim.akhtar@...sung.com>
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64: dts: exynos: add pwm node for exynosautov9-sadk
On 14/07/2023 07:59, Chanho Park wrote:
>>> + reg = <0x103f0000 0x100>;
>>> + samsung,pwm-outputs = <0>, <1>, <2>, <3>;
>>> + #pwm-cells = <3>;
>>> + clocks = <&xtcxo>;
>>
>> This does not look like correct clock. Are you sure XTCXO goes to PWM?
>
> Yes. XTXCO is the source clock of the pwm. Unlike any other exynos SoCs, the clock is directly derived from the external OSC.
> Thus, it cannot be controllable such as gating.
Sure, thanks for clarifying.
Best regards,
Krzysztof
Powered by blists - more mailing lists