[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CA+VMnFzh1-rnDoY_hS-iqjDrOYwDAQXBBg9KUHAVBvaoUH=ZoQ@mail.gmail.com>
Date: Fri, 14 Jul 2023 19:32:17 +0530
From: Jagan Teki <jagan@...eble.ai>
To: Sebastian Reichel <sebastian.reichel@...labora.com>
Cc: linux-pci@...r.kernel.org, linux-rockchip@...ts.infradead.org,
Serge Semin <fancer.lancer@...il.com>,
Jingoo Han <jingoohan1@...il.com>,
Gustavo Pimentel <gustavo.pimentel@...opsys.com>,
Bjorn Helgaas <bhelgaas@...gle.com>,
Lorenzo Pieralisi <lpieralisi@...nel.org>,
Krzysztof WilczyĆski <kw@...ux.com>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Heiko Stuebner <heiko@...ech.de>,
Shawn Lin <shawn.lin@...k-chips.com>,
Simon Xue <xxm@...k-chips.com>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
kernel@...labora.com, Kever Yang <kever.yang@...k-chips.com>
Subject: Re: [PATCH v2 3/3] arm64: dts: rockchip: rk3588: add PCIe2 support
On Thu, 13 Jul 2023 at 22:49, Sebastian Reichel
<sebastian.reichel@...labora.com> wrote:
>
> Add all three PCIe2 IP blocks to the RK3588 DT. Note, that RK3588
> also has two PCIe3 IP blocks, that will be handled separately.
>
> Co-developed-by: Kever Yang <kever.yang@...k-chips.com>
> Signed-off-by: Kever Yang <kever.yang@...k-chips.com>
> Signed-off-by: Sebastian Reichel <sebastian.reichel@...labora.com>
> ---
Tested all pcie2x1l0 and pcie2x1l1 IP blocks in edgeble-neu6a, 6b.
Tested-by: Jagan Teki <jagan@...eble.ai> # edgeble-neu6a, 6b
Reviewed-by: Jagan Teki <jagan@...eble.ai>
Powered by blists - more mailing lists