[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230720125425.3735538-1-muralimk@amd.com>
Date: Thu, 20 Jul 2023 12:54:18 +0000
From: Muralidhara M K <muralimk@....com>
To: <linux-edac@...r.kernel.org>, <x86@...nel.org>
CC: <linux-kernel@...r.kernel.org>, <bp@...en8.de>, <mingo@...hat.com>,
<mchehab@...nel.org>, <nchatrad@....com>, <yazen.ghannam@....com>,
Muralidhara M K <muralimk@....com>
Subject: [PATCH 0/7] AMD Family 19h Models 90h-9fh EDAC Support
Add Support for AMD Family 19h Models 90h-9fh.
Patch 1:
Add MI300 PCI IDs to the AMD NB code.
Patch 2:
Remove SMCA Extended Error code descriptions, because some of the
existing bit definitions in the CTL register of SMCA bank type
are reassigned without defining new HWID and McaType.
Patch 3:
Add New SMCA bank types MALL, USR_DP, USR_CP.
Patch 4:
Add HBM3 memory in the enum.
Patch 5:
Add Family 19h and Models 90h-9fh Enumeration support.
Patch 6:
Decode error instance get_inst_id() to pvt->ops
Patch 7:
Convert ondie ECC DRAM decoded address to Normalized address
Muralidhara M K (7):
x86/amd_nb: Add AMD Family 19h Models(80h-80fh) and (90h-9fh) PCI IDs
EDAC/mce_amd: Remove SMCA Extended Error code descriptions
x86/MCE/AMD: Add new MA_LLC, USR_DP, and USR_CP bank types
EDAC/mc: Add new HBM3 memory type
EDAC/amd64: Add MI300 Enumeration support
EDAC/amd64: Add error instance get_err_info() to pvt->ops
EDAC/amd64: Add Error address conversion for UMC
arch/x86/include/asm/mce.h | 3 +
arch/x86/kernel/amd_nb.c | 5 +
arch/x86/kernel/cpu/mce/amd.c | 6 +
drivers/edac/amd64_edac.c | 261 +++++++++++++++++-
drivers/edac/amd64_edac.h | 2 +
drivers/edac/edac_mc.c | 1 +
drivers/edac/mce_amd.c | 480 ----------------------------------
include/linux/edac.h | 3 +
include/linux/pci_ids.h | 1 +
9 files changed, 269 insertions(+), 493 deletions(-)
--
2.25.1
Powered by blists - more mailing lists