linux-kernel - [PATCH] SPI-NOR: Add support for Micron mt35x01g

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20230728150810.205656-1-wadim.mueller@continental-corporation.com>
Date:   Fri, 28 Jul 2023 17:08:09 +0200
From:   Wadim Mueller <wafgo01@...il.com>
To:     unlisted-recipients:; (no To-header on input)
Cc:     Wadim Mueller <wafgo01@...il.com>,
        Tudor Ambarus <tudor.ambarus@...aro.org>,
        Pratyush Yadav <pratyush@...nel.org>,
        Michael Walle <michael@...le.cc>,
        Miquel Raynal <miquel.raynal@...tlin.com>,
        Richard Weinberger <richard@....at>,
        Vignesh Raghavendra <vigneshr@...com>,
        linux-mtd@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: [PATCH] SPI-NOR: Add support for Micron mt35x01g

From: Wadim Mueller <wafgo01@...il.com>

Currently only the mt35xu512aba and mt35xu02g are supported,
support for the 1G version is missing. This patch adds
the corresponding entry in the micron_parts structure.

Verification and tests were done on a custom NXP S32G2 board with the
mt35xu01g qspi nor populated

Signed-off-by: Wadim Mueller <wafgo01@...il.com>
---
 drivers/mtd/spi-nor/micron-st.c | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/drivers/mtd/spi-nor/micron-st.c b/drivers/mtd/spi-nor/micron-st.c
index 4b919756a205..fe97583547fe 100644
--- a/drivers/mtd/spi-nor/micron-st.c
+++ b/drivers/mtd/spi-nor/micron-st.c
@@ -166,6 +166,11 @@ static const struct flash_info micron_nor_parts[] = {
 		MFR_FLAGS(USE_FSR)
 		.fixups = &mt35xu512aba_fixups
 	},
+	{ "mt35xu01g", INFO(0x2c5b1b, 0, 128 * 1024, 1024)
+		NO_SFDP_FLAGS(SECT_4K | SPI_NOR_OCTAL_READ)
+		FIXUP_FLAGS(SPI_NOR_4B_OPCODES)
+		MFR_FLAGS(USE_FSR)
+	},
 	{ "mt35xu02g", INFO(0x2c5b1c, 0, 128 * 1024, 2048)
 		NO_SFDP_FLAGS(SECT_4K | SPI_NOR_OCTAL_READ)
 		FIXUP_FLAGS(SPI_NOR_4B_OPCODES)
-- 
2.25.1