[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230728-penpal-prelude-29a952c03827@wendy>
Date: Fri, 28 Jul 2023 07:46:36 +0100
From: Conor Dooley <conor.dooley@...rochip.com>
To: Eric Lin <eric.lin@...ive.com>
CC: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
<robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
<conor+dt@...nel.org>, <devicetree@...r.kernel.org>,
<linux-riscv@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
<zong.li@...ive.com>, <greentime.hu@...ive.com>,
<vincent.chen@...ive.com>
Subject: Re: [PATCH v2 1/3] dt-bindings: riscv: sifive: Add SiFive Private L2
cache controller
On Fri, Jul 28, 2023 at 02:01:28PM +0800, Eric Lin wrote:
> Hi Krzysztof,
>
> On Fri, Jul 21, 2023 at 4:35 PM Krzysztof Kozlowski
> <krzysztof.kozlowski@...aro.org> wrote:
> >
> > On 20/07/2023 15:51, Eric Lin wrote:
> > > This add YAML DT binding documentation for SiFive Private L2
> > > cache controller
> > >
> > > Signed-off-by: Eric Lin <eric.lin@...ive.com>
> > > Reviewed-by: Zong Li <zong.li@...ive.com>
> > > Reviewed-by: Nick Hu <nick.hu@...ive.com>
> >
> >
> > ...
> >
> > > +properties:
> > > + compatible:
> > > + items:
> > > + - const: sifive,pl2cache1
> >
> > I still have doubts that it is not used in any SoC. This is what you
> > said last time: "is not part of any SoC."
> > If not part of any SoC, then where is it? Why are you adding it to the
> > kernel?
> >
>
> Sorry for the late reply. I didn't describe it clearly last time.
> Currently, we have two hardware versions of pl2cache: pl2cache0 and pl2cache1.
> The pl2cache0 is used in unmatched board SoC.
Wait a second, does the fu740 on the unmatched not have a ccache as
it's L2 cache?
> The pl2cache1 is
> utilized in our internal FPGA platform for evaluation; it's our core
> IP.
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists