[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <f663c2cc-4a4d-7f89-748e-559cd21ff0a4@linux.alibaba.com>
Date: Thu, 24 Aug 2023 10:29:40 +0800
From: Baolin Wang <baolin.wang@...ux.alibaba.com>
To: Zhifeng Tang <zhifeng.tang@...soc.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Orson Zhai <orsonzhai@...il.com>,
Chunyan Zhang <zhang.lyra@...il.com>,
Cixi Geng <cixi.geng1@...soc.com>
Cc: linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
Zhifeng Tang <zhifeng.tang23@...il.com>,
Wenming Wu <wenming.wu@...soc.com>
Subject: Re: [PATCH] clk: sprd: Fix thm_parents incorrect configuration
On 8/5/2023 2:48 PM, Zhifeng Tang wrote:
> The thm*_clk have two clock sources 32k and 250k,excluding 32m.
>
> Signed-off-by: Zhifeng Tang <zhifeng.tang@...soc.com>
Please add a Fixes tag. With that, you can add:
Reviewed-by: Baolin Wang <baolin.wang@...ux.alibaba.com>
> ---
> drivers/clk/sprd/ums512-clk.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/sprd/ums512-clk.c b/drivers/clk/sprd/ums512-clk.c
> index fc25bdd85e4e..f43bb10bd5ae 100644
> --- a/drivers/clk/sprd/ums512-clk.c
> +++ b/drivers/clk/sprd/ums512-clk.c
> @@ -800,7 +800,7 @@ static SPRD_MUX_CLK_DATA(uart1_clk, "uart1-clk", uart_parents,
> 0x250, 0, 3, UMS512_MUX_FLAG);
>
> static const struct clk_parent_data thm_parents[] = {
> - { .fw_name = "ext-32m" },
> + { .fw_name = "ext-32k" },
> { .hw = &clk_250k.hw },
> };
> static SPRD_MUX_CLK_DATA(thm0_clk, "thm0-clk", thm_parents,
Powered by blists - more mailing lists