linux-kernel - Re: [PATCH] clk: sprd: Fix thm_parents incorrect configuration

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAAfSe-u2WiMUzyh71ZcMAS_Q+_Uo4skHahMbLNsU1xeUncnpSA@mail.gmail.com>
Date:   Thu, 24 Aug 2023 10:02:38 +0800
From:   Chunyan Zhang <zhang.lyra@...il.com>
To:     Zhifeng Tang <zhifeng.tang@...soc.com>,
        Stephen Boyd <sboyd@...nel.org>
Cc:     Michael Turquette <mturquette@...libre.com>,
        Orson Zhai <orsonzhai@...il.com>,
        Baolin Wang <baolin.wang@...ux.alibaba.com>,
        Cixi Geng <cixi.geng1@...soc.com>, linux-clk@...r.kernel.org,
        linux-kernel@...r.kernel.org,
        Zhifeng Tang <zhifeng.tang23@...il.com>,
        Wenming Wu <wenming.wu@...soc.com>
Subject: Re: [PATCH] clk: sprd: Fix thm_parents incorrect configuration

On Sat, 5 Aug 2023 at 14:48, Zhifeng Tang <zhifeng.tang@...soc.com> wrote:
>
> The thm*_clk have two clock sources 32k and 250k,excluding 32m.
>
> Signed-off-by: Zhifeng Tang <zhifeng.tang@...soc.com>

Acked-by: Chunyan Zhang <zhang.lyra@...il.com>

Thanks,
Chunyan

> ---
>  drivers/clk/sprd/ums512-clk.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/sprd/ums512-clk.c b/drivers/clk/sprd/ums512-clk.c
> index fc25bdd85e4e..f43bb10bd5ae 100644
> --- a/drivers/clk/sprd/ums512-clk.c
> +++ b/drivers/clk/sprd/ums512-clk.c
> @@ -800,7 +800,7 @@ static SPRD_MUX_CLK_DATA(uart1_clk, "uart1-clk", uart_parents,
>                          0x250, 0, 3, UMS512_MUX_FLAG);
>
>  static const struct clk_parent_data thm_parents[] = {
> -       { .fw_name = "ext-32m" },
> +       { .fw_name = "ext-32k" },
>         { .hw = &clk_250k.hw  },
>  };
>  static SPRD_MUX_CLK_DATA(thm0_clk, "thm0-clk", thm_parents,
> --
> 2.17.1
>