linux-kernel - Re: [patch V4 24/41] x86/cpu: Provide cpu_init/parse

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <6f101718-7ee1-1c3d-3e0a-3aa708928ecd@amd.com>
Date:   Tue, 29 Aug 2023 08:46:14 +0530
From:   K Prateek Nayak <kprateek.nayak@....com>
To:     Arjan van de Ven <arjan@...ux.intel.com>,
        Thomas Gleixner <tglx@...utronix.de>,
        LKML <linux-kernel@...r.kernel.org>
Cc:     x86@...nel.org, Tom Lendacky <thomas.lendacky@....com>,
        Andrew Cooper <andrew.cooper3@...rix.com>,
        Huang Rui <ray.huang@....com>, Juergen Gross <jgross@...e.com>,
        Dimitri Sivanich <dimitri.sivanich@....com>,
        Michael Kelley <mikelley@...rosoft.com>,
        Wei Liu <wei.liu@...nel.org>, Pu Wen <puwen@...on.cn>,
        Qiuxu Zhuo <qiuxu.zhuo@...el.com>,
        Sohil Mehta <sohil.mehta@...el.com>,
        Gautham Shenoy <gautham.shenoy@....com>
Subject: Re: [patch V4 24/41] x86/cpu: Provide cpu_init/parse_topology()

Hello Arjan,

On 8/28/2023 8:04 PM, Arjan van de Ven wrote:
> On 8/28/2023 7:28 AM, K Prateek Nayak wrote:
>>>     - Are these really different between AMD and Intel or is this some
>>>       naming convention issue which needs to be resolved?
>>     They do have different characteristics since, on Sapphire
>>     Rapids, the LLC is at a socket boundary despite having multiple
>>     tiles. (Please correct me if I'm wrong, I'm going off of
>>     llc_id shared in this report by Qiuxu Zhuo -
>>     https://lore.kernel.org/all/20230809161219.83084-1-qiuxu.zhuo@intel.com/)
>>
> 
> Sapphire reports itself as 1 tile though (since logically it is) as far as I know
> 

I believe there are some variants with multiple tiles, at least the
following press-release suggests that:

  https://www.intc.com/news-events/press-releases/detail/1598/intel-launches-4th-gen-xeon-scalable-processors-max-series

specifically "... combining up to four Intel 7-built tiles on a single
package, connected using Intel EMIB ...". Perhaps the one from Qiuxu
Zhuo's report does not contain multiple tiles.

But coming back to the characteristics, would it be safe to say "Tile"
would marks the LLC (L3) boundary if 0x1f reports multiple tiles in a
die?
 
--
Thanks and Regards,
Prateek