lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <169542246631.4054136.7526733156419705188.robh@kernel.org>
Date:   Fri, 22 Sep 2023 17:41:07 -0500
From:   Rob Herring <robh@...nel.org>
To:     Ravi Gunasekaran <r-gunasekaran@...com>
Cc:     devicetree@...r.kernel.org, sinthu.raja@...com,
        linux-arm-kernel@...ts.infradead.org, nm@...com,
        robh+dt@...nel.org, kristo@...nel.org,
        linux-kernel@...r.kernel.org, vigneshr@...com, conor+dt@...nel.org,
        krzysztof.kozlowski+dt@...aro.org
Subject: Re: [PATCH 1/3] arm64: dts: ti: Add USB Type C swap defines for
 J721S2 SoC


On Thu, 21 Sep 2023 15:30:37 +0530, Ravi Gunasekaran wrote:
> From: Sinthu Raja <sinthu.raja@...com>
> 
> Lanes 0 and 2 of the J721S2 SerDes WIZ are reserved for USB type-C
> lane swap. Update the macro definition for it.
> 
> Signed-off-by: Sinthu Raja <sinthu.raja@...com>
> Signed-off-by: Ravi Gunasekaran <r-gunasekaran@...com>
> ---
>  arch/arm64/boot/dts/ti/k3-serdes.h | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 

Acked-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ