| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Wed, 11 Oct 2023 13:45:17 +0200
From: AngeloGioacchino Del Regno
<angelogioacchino.delregno@...labora.com>
To: Moudy Ho <moudy.ho@...iatek.com>, Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Matthias Brugger <matthias.bgg@...il.com>
Cc: "Nancy . Lin" <nancy.lin@...iatek.com>, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org
Subject: Re: [PATCH v7 3/3] arm64: dts: mediatek: mt8195: add MDP3 nodes
Il 11/10/23 09:50, Moudy Ho ha scritto:
> Add device nodes for Media Data Path 3 (MDP3) modules.
>
> Signed-off-by: Moudy Ho <moudy.ho@...iatek.com>
On a first glance, this looks good to me, but I need the dt-bindings to
be accepted to actually be able to review this patch.
Cheers,
Angelo
> ---
> arch/arm64/boot/dts/mediatek/mt8195.dtsi | 392 +++++++++++++++++++++++
> 1 file changed, 392 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> index 0bfaa6db59de..f75ed1d36343 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> @@ -1960,6 +1960,115 @@
> #clock-cells = <1>;
> };
>
> + dma-controller@...01000 {
> + compatible = "mediatek,mt8195-mdp3-rdma";
> + reg = <0 0x14001000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x1000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP0_MDP_RDMA_SOF>,
> + <CMDQ_EVENT_VPP0_MDP_RDMA_FRAME_DONE>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>;
> + iommus = <&iommu_vpp M4U_PORT_L4_MDP_RDMA>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_RDMA>;
> + mboxes = <&gce1 12 CMDQ_THR_PRIO_1>,
> + <&gce1 13 CMDQ_THR_PRIO_1>,
> + <&gce1 14 CMDQ_THR_PRIO_1>,
> + <&gce1 21 CMDQ_THR_PRIO_1>,
> + <&gce1 22 CMDQ_THR_PRIO_1>;
> + #dma-cells = <1>;
> + };
> +
> + display@...02000 {
> + compatible = "mediatek,mt8195-mdp3-fg";
> + reg = <0 0x14002000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x2000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_FG>;
> + };
> +
> + display@...03000 {
> + compatible = "mediatek,mt8195-mdp3-stitch";
> + reg = <0 0x14003000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x3000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_STITCH>;
> + };
> +
> + display@...04000 {
> + compatible = "mediatek,mt8195-mdp3-hdr";
> + reg = <0 0x14004000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x4000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_HDR>;
> + };
> +
> + display@...05000 {
> + compatible = "mediatek,mt8195-mdp3-aal";
> + reg = <0 0x14005000 0 0x1000>;
> + interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x5000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_AAL>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>;
> + };
> +
> + display@...06000 {
> + compatible = "mediatek,mt8195-mdp3-rsz", "mediatek,mt8183-mdp3-rsz";
> + reg = <0 0x14006000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x6000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP0_MDP_RSZ_IN_RSZ_SOF>,
> + <CMDQ_EVENT_VPP0_MDP_RSZ_FRAME_DONE>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_RSZ>;
> + };
> +
> + display@...07000 {
> + compatible = "mediatek,mt8195-mdp3-tdshp";
> + reg = <0 0x14007000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x7000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_TDSHP>;
> + };
> +
> + display@...08000 {
> + compatible = "mediatek,mt8195-mdp3-color";
> + reg = <0 0x14008000 0 0x1000>;
> + interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x8000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_COLOR>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>;
> + };
> +
> + display@...09000 {
> + compatible = "mediatek,mt8195-mdp3-ovl";
> + reg = <0 0x14009000 0 0x1000>;
> + interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0x9000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_OVL>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>;
> + iommus = <&iommu_vpp M4U_PORT_L4_MDP_OVL>;
> + };
> +
> + display@...0a000 {
> + compatible = "mediatek,mt8195-mdp3-pad";
> + reg = <0 0x1400a000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0xa000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_PADDING>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>;
> + };
> +
> + display@...0b000 {
> + compatible = "mediatek,mt8195-mdp3-tcc";
> + reg = <0 0x1400b000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0xb000 0x1000>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_TCC>;
> + };
> +
> + dma-controller@...0c000 {
> + compatible = "mediatek,mt8195-mdp3-wrot", "mediatek,mt8183-mdp3-wrot";
> + reg = <0 0x1400c000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_1400XXXX 0xc000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP0_MDP_WROT_SOF>,
> + <CMDQ_EVENT_VPP0_MDP_WROT_VIDO_WDONE>;
> + clocks = <&vppsys0 CLK_VPP0_MDP_WROT>;
> + iommus = <&iommu_vpp M4U_PORT_L4_MDP_WROT>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS0>;
> + #dma-cells = <1>;
> + };
> +
> mutex@...0f000 {
> compatible = "mediatek,mt8195-vpp-mutex";
> reg = <0 0x1400f000 0 0x1000>;
> @@ -2107,6 +2216,289 @@
> power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> };
>
> + display@...06000 {
> + compatible = "mediatek,mt8195-mdp3-split";
> + reg = <0 0x14f06000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0x6000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_VPP_SPLIT>,
> + <&vppsys1 CLK_VPP1_HDMI_META>,
> + <&vppsys1 CLK_VPP1_VPP_SPLIT_HDMI>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...07000 {
> + compatible = "mediatek,mt8195-mdp3-tcc";
> + reg = <0 0x14f07000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0x7000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_TCC>;
> + };
> +
> + dma-controller@...08000 {
> + compatible = "mediatek,mt8195-mdp3-rdma";
> + reg = <0 0x14f08000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0x8000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP1_MDP_RDMA_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP1_MDP_RDMA_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_RDMA>;
> + iommus = <&iommu_vdo M4U_PORT_L5_SVPP1_MDP_RDMA>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + #dma-cells = <1>;
> + };
> +
> + dma-controller@...09000 {
> + compatible = "mediatek,mt8195-mdp3-rdma";
> + reg = <0 0x14f09000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0x9000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP2_MDP_RDMA_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP2_MDP_RDMA_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_RDMA>;
> + iommus = <&iommu_vdo M4U_PORT_L5_SVPP2_MDP_RDMA>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + #dma-cells = <1>;
> + };
> +
> + dma-controller@...0a000 {
> + compatible = "mediatek,mt8195-mdp3-rdma";
> + reg = <0 0x14f0a000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0xa000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP3_MDP_RDMA_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP3_MDP_RDMA_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_RDMA>;
> + iommus = <&iommu_vpp M4U_PORT_L6_SVPP3_MDP_RDMA>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + #dma-cells = <1>;
> + };
> +
> + display@...0b000 {
> + compatible = "mediatek,mt8195-mdp3-fg";
> + reg = <0 0x14f0b000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0xb000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_FG>;
> + };
> +
> + display@...0c000 {
> + compatible = "mediatek,mt8195-mdp3-fg";
> + reg = <0 0x14f0c000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0xc000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_FG>;
> + };
> +
> + display@...0d000 {
> + compatible = "mediatek,mt8195-mdp3-fg";
> + reg = <0 0x14f0d000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0xd000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_FG>;
> + };
> +
> + display@...0e000 {
> + compatible = "mediatek,mt8195-mdp3-hdr";
> + reg = <0 0x14f0e000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0xe000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_HDR>;
> + };
> +
> + display@...0f000 {
> + compatible = "mediatek,mt8195-mdp3-hdr";
> + reg = <0 0x14f0f000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f0XXXX 0xf000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_HDR>;
> + };
> +
> + display@...10000 {
> + compatible = "mediatek,mt8195-mdp3-hdr";
> + reg = <0 0x14f10000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_HDR>;
> + };
> +
> + display@...11000 {
> + compatible = "mediatek,mt8195-mdp3-aal";
> + reg = <0 0x14f11000 0 0x1000>;
> + interrupts = <GIC_SPI 617 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x1000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_AAL>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...12000 {
> + compatible = "mediatek,mt8195-mdp3-aal";
> + reg = <0 0x14f12000 0 0x1000>;
> + interrupts = <GIC_SPI 618 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x2000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_AAL>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...13000 {
> + compatible = "mediatek,mt8195-mdp3-aal";
> + reg = <0 0x14f13000 0 0x1000>;
> + interrupts = <GIC_SPI 619 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x3000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_AAL>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...14000 {
> + compatible = "mediatek,mt8195-mdp3-rsz", "mediatek,mt8183-mdp3-rsz";
> + reg = <0 0x14f14000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x4000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP1_MDP_RSZ_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP1_MDP_RSZ_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_RSZ>;
> + };
> +
> + display@...15000 {
> + compatible = "mediatek,mt8195-mdp3-rsz", "mediatek,mt8183-mdp3-rsz";
> + reg = <0 0x14f15000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x5000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP2_MDP_RSZ_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP2_MDP_RSZ_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_RSZ>;
> + };
> +
> + display@...16000 {
> + compatible = "mediatek,mt8195-mdp3-rsz", "mediatek,mt8183-mdp3-rsz";
> + reg = <0 0x14f16000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x6000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP3_MDP_RSZ_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP3_MDP_RSZ_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_RSZ>;
> + };
> +
> + display@...17000 {
> + compatible = "mediatek,mt8195-mdp3-tdshp";
> + reg = <0 0x14f17000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x7000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_TDSHP>;
> + };
> +
> + display@...18000 {
> + compatible = "mediatek,mt8195-mdp3-tdshp";
> + reg = <0 0x14f18000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x8000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_TDSHP>;
> + };
> +
> + display@...19000 {
> + compatible = "mediatek,mt8195-mdp3-tdshp";
> + reg = <0 0x14f19000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0x9000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_TDSHP>;
> + };
> +
> + display@...1a000 {
> + compatible = "mediatek,mt8195-mdp3-merge";
> + reg = <0 0x14f1a000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0xa000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_VPP_MERGE>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...1b000 {
> + compatible = "mediatek,mt8195-mdp3-merge";
> + reg = <0 0x14f1b000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0xb000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_VPP_MERGE>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...1c000 {
> + compatible = "mediatek,mt8195-mdp3-color";
> + reg = <0 0x14f1c000 0 0x1000>;
> + interrupts = <GIC_SPI 628 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0xc000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_COLOR>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...1d000 {
> + compatible = "mediatek,mt8195-mdp3-color";
> + reg = <0 0x14f1d000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0xd000 0x1000>;
> + interrupts = <GIC_SPI 629 IRQ_TYPE_LEVEL_HIGH 0>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_COLOR>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...1e000 {
> + compatible = "mediatek,mt8195-mdp3-color";
> + reg = <0 0x14f1e000 0 0x1000>;
> + interrupts = <GIC_SPI 630 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0xe000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_COLOR>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...1f000 {
> + compatible = "mediatek,mt8195-mdp3-ovl";
> + reg = <0 0x14f1f000 0 0x1000>;
> + interrupts = <GIC_SPI 631 IRQ_TYPE_LEVEL_HIGH 0>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f1XXXX 0xf000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_OVL>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + iommus = <&iommu_vdo M4U_PORT_L5_SVPP1_MDP_OVL>;
> + };
> +
> + display@...20000 {
> + compatible = "mediatek,mt8195-mdp3-pad";
> + reg = <0 0x14f20000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f2XXXX 0 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_VPP_PAD>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...21000 {
> + compatible = "mediatek,mt8195-mdp3-pad";
> + reg = <0 0x14f21000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f2XXXX 0x1000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_VPP_PAD>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + display@...22000 {
> + compatible = "mediatek,mt8195-mdp3-pad";
> + reg = <0 0x14f22000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f2XXXX 0x2000 0x1000>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_VPP_PAD>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + };
> +
> + dma-controller@...23000 {
> + compatible = "mediatek,mt8195-mdp3-wrot", "mediatek,mt8183-mdp3-wrot";
> + reg = <0 0x14f23000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f2XXXX 0x3000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP1_MDP_WROT_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP1_MDP_WROT_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP1_MDP_WROT>;
> + iommus = <&iommu_vdo M4U_PORT_L5_SVPP1_MDP_WROT>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + #dma-cells = <1>;
> + };
> +
> + dma-controller@...24000 {
> + compatible = "mediatek,mt8195-mdp3-wrot", "mediatek,mt8183-mdp3-wrot";
> + reg = <0 0x14f24000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f2XXXX 0x4000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP2_MDP_WROT_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP2_MDP_WROT_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP2_MDP_WROT>;
> + iommus = <&iommu_vdo M4U_PORT_L5_SVPP2_MDP_WROT>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + #dma-cells = <1>;
> + };
> +
> + dma-controller@...25000 {
> + compatible = "mediatek,mt8195-mdp3-wrot", "mediatek,mt8183-mdp3-wrot";
> + reg = <0 0x14f25000 0 0x1000>;
> + mediatek,gce-client-reg = <&gce1 SUBSYS_14f2XXXX 0x5000 0x1000>;
> + mediatek,gce-events = <CMDQ_EVENT_VPP1_SVPP3_MDP_WROT_SOF>,
> + <CMDQ_EVENT_VPP1_SVPP3_MDP_WROT_FRAME_DONE>;
> + clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_WROT>;
> + iommus = <&iommu_vpp M4U_PORT_L6_SVPP3_MDP_WROT>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VPPSYS1>;
> + #dma-cells = <1>;
> + };
> +
> imgsys: clock-controller@...00000 {
> compatible = "mediatek,mt8195-imgsys";
> reg = <0 0x15000000 0 0x1000>;
Powered by blists - more mailing lists