[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <53d7d12bc12237e5f86522faf09876ab08ef7592.camel@mediatek.com>
Date: Fri, 27 Oct 2023 03:27:13 +0000
From: Chun-Hung Wu (巫駿宏)
<Chun-hung.Wu@...iatek.com>
To: "ebiggers@...gle.com" <ebiggers@...gle.com>,
"quic_nguyenb@...cinc.com" <quic_nguyenb@...cinc.com>,
"jejb@...ux.ibm.com" <jejb@...ux.ibm.com>,
"avri.altman@....com" <avri.altman@....com>,
"bvanassche@....org" <bvanassche@....org>,
"martin.petersen@...cle.com" <martin.petersen@...cle.com>,
"quic_asutoshd@...cinc.com" <quic_asutoshd@...cinc.com>,
"alim.akhtar@...sung.com" <alim.akhtar@...sung.com>,
"Arthur.Simchaev@....com" <Arthur.Simchaev@....com>,
"keosung.park@...sung.com" <keosung.park@...sung.com>,
"mani@...nel.org" <mani@...nel.org>,
"matthias.bgg@...il.com" <matthias.bgg@...il.com>,
"quic_cang@...cinc.com" <quic_cang@...cinc.com>,
"angelogioacchino.delregno@...labora.com"
<angelogioacchino.delregno@...labora.com>,
"yang.lee@...ux.alibaba.com" <yang.lee@...ux.alibaba.com>
CC: Peter Wang (王信友)
<peter.wang@...iatek.com>,
Eddie Huang (黃智傑)
<eddie.huang@...iatek.com>,
Jiajie Hao (郝加节)
<jiajie.hao@...iatek.com>,
CC Chou (周志杰) <cc.chou@...iatek.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Alice Chao (趙珮均)
<Alice.Chao@...iatek.com>,
"linux-mediatek@...ts.infradead.org"
<linux-mediatek@...ts.infradead.org>,
wsd_upstream <wsd_upstream@...iatek.com>,
Casper Li (李中榮) <casper.li@...iatek.com>,
Tun-yu Yu (游敦聿) <Tun-yu.Yu@...iatek.com>,
"linux-scsi@...r.kernel.org" <linux-scsi@...r.kernel.org>,
Lin Gui (桂林) <Lin.Gui@...iatek.com>,
Chaotian Jing (井朝天)
<Chaotian.Jing@...iatek.com>,
Powen Kao (高伯文) <Powen.Kao@...iatek.com>,
Naomi Chu (朱詠田) <Naomi.Chu@...iatek.com>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
Qilin Tan (谭麒麟) <Qilin.Tan@...iatek.com>,
"kernel-team@...roid.com" <kernel-team@...roid.com>
Subject: Re: [PATCH v1 1/1] ufs: core: Add host quirk
QUIRK_MCQ_EXPAND_QUEUE_SLOT
On Wed, 2023-10-25 at 11:10 -0700, Bart Van Assche wrote:
>
> External email : Please do not click links or open attachments until
> you have verified the sender or the content.
> On 10/25/23 01:56, Chun-Hung Wu wrote:
> > This quirk needs to be enabled if the host controller cannot
> > distinguish queue full or empty.
>
> From the UFSHCI 4.0 specification: "When the head and tail doorbells
> are
> equal, the queue is empty. [ ... ] When the head and tail doorbells
> are
> not equal, the queue contains queue entries."
>
> How is it possible that a host controller cannot distinguish queue
> full
> or queue empty? Which (head - tail) values cause trouble? More
> information is needed.
>
> Thanks,
>
> Bart.
>
From UFSHCI 4.0 spec "When the head and tail doorbells are equal, the
queue is empty. *Nothe that this definition means there will always be
one empty queue entry"
One of our platform does not keep one empty queue
entry for CQ full
case, that's why we need this patch to fix this corner case.
Thanks,
Chun-Hung
Powered by blists - more mailing lists