[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <169895643056.22248.6956745778026886386.git-patchwork-notify@kernel.org>
Date: Thu, 02 Nov 2023 20:20:30 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Evan Green <evan@...osinc.com>
Cc: linux-riscv@...ts.infradead.org, palmer@...osinc.com,
apatel@...tanamicro.com, aou@...s.berkeley.edu, heiko@...ech.de,
maz@...nel.org, linux-kernel@...r.kernel.org,
conor.dooley@...rochip.com, David.Laight@...lab.com,
palmer@...belt.com, jszhang@...nel.org, paul.walmsley@...ive.com,
greentime.hu@...ive.com, ajones@...tanamicro.com
Subject: Re: [PATCH v2] RISC-V: Probe misaligned access speed in parallel
Hello:
This patch was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:
On Wed, 20 Sep 2023 12:38:01 -0700 you wrote:
> Probing for misaligned access speed takes about 0.06 seconds. On a
> system with 64 cores, doing this in smp_callin() means it's done
> serially, extending boot time by 3.8 seconds. That's a lot of boot time.
>
> Instead of measuring each CPU serially, let's do the measurements on
> all CPUs in parallel. If we disable preemption on all CPUs, the
> jiffies stop ticking, so we can do this in stages of 1) everybody
> except core 0, then 2) core 0.
>
> [...]
Here is the summary with links:
- [v2] RISC-V: Probe misaligned access speed in parallel
https://git.kernel.org/riscv/c/0c37376609da
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
Powered by blists - more mailing lists