[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87o7g96duv.wl-maz@kernel.org>
Date: Sat, 04 Nov 2023 09:56:40 +0000
From: Marc Zyngier <maz@...nel.org>
To: Fang Xiang <fangxiang3@...omi.com>
Cc: <tglx@...utronix.de>, <linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH v4] irqchip/gic-v3-its: Flush ITS tables before writing GITS_BASER<n> registers in non-coherent GIC designs.
On Mon, 30 Oct 2023 08:32:56 +0000,
Fang Xiang <fangxiang3@...omi.com> wrote:
>
> In non-coherent GIC design, ITS tables should be clean and flushed
> to the PoV of the ITS before writing GITS_BASER<n> registers, otherwise
> the ITS would read dirty tables and lead to UNPREDICTABLE behaviors.
>
> The ITS always got clean tables in initialization with this fix, by
> observing the signals from GIC.
>
> Furthermore, hoist the quirked non-shareable attributes earlier to
> save effort in tables setup.
>
> Suggested-by: Marc Zyngier <maz@...nel.org>
> Signed-off-by: Fang Xiang <fangxiang3@...omi.com>
> Tested-by: Fang Xiang <fangxiang3@...omi.com>
Reviewed-by: Marc Zyngier <maz@...nel.org>
M.
--
Without deviation from the norm, progress is not possible.
Powered by blists - more mailing lists