lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 10 Nov 2023 10:35:21 +0100
To:     Can Guo <>, Can Guo <>,,,,,,,,
Cc:, Andy Gross <>,
        Bjorn Andersson <>,
        Konrad Dybcio <>,
        Vinod Koul <>,
        Kishon Vijay Abraham I <>,
        "open list:ARM/QUALCOMM SUPPORT" <>,
        "open list:GENERIC PHY FRAMEWORK" <>,
        open list <>
Subject: Re: [PATCH v2 6/7] phy: qualcomm: phy-qcom-qmp-ufs: Add High Speed
 Gear 5 support for SM8550

On 10/11/2023 10:32, Can Guo wrote:
> Hi Neil,
> On 11/10/2023 5:17 PM, wrote:
>> Hi,
>> On 10/11/2023 10:03, Can Guo wrote:
>>> Hi Neil,
>>> On 11/10/2023 4:47 PM, wrote:
>>>> Hi,
>>>> On 07/11/2023 05:46, Can Guo wrote:
>>>>> From: Can Guo <>
>>>>> On SM8550, two sets of UFS PHY settings are provided, one set is to support
>>>>> HS-G5, another set is to support HS-G4 and lower gears. The two sets of PHY
>>>>> settings are programming different values to different registers, mixing
>>>>> the two sets and/or overwriting one set with another set is definitely not
>>>>> blessed by UFS PHY designers. In order to add HS-G5 support for SM8550, we
>>>>> need to split the two sets into their dedicated tables, and leave only the
>>>>> common settings in the .tlbs. To have the PHY programmed with the correct
>>>>> set of PHY settings, the submode passed to PHY driver must be either HS-G4
>>>>> or HS-G5.
>>>> I guess I'll need to rebase my SM8650 UFS PHY driver to support both G4 and G5 modes
>>>> at some point ?
>>> Thank for reaching out. Yes, please.
>>> I can help review the PHY settings.
>> Ok I'll try rebasing on this serie and add G5 support.
>>> BTW, are you enabling MCQ (by adding MCQ related DT) at the same time?
>> I tested MCQ but it triggers the same issues we have with suspend/resume on SM8550 & SM8650,
>> and the bindings are not present of the UFS qcom node.
> Are you talking about suspend/resume fail with rpm/spm_lvl == 5? If yes, then Nitin and Naveen are working on fixing it.

Exact, if you have some changes for me to test, I'll be happy to have a run on 8550 and 8650.

> If you have plan to enable UFS MCQ on SM8650 later, please let me know, I have some BUG fixes for it, we can co-work.

Yes I plan to when basic SM8650 support gets merged, same I'm able to test some changes if needed.


> Thanks,
> Can Guo
>> Neil
>>> Thanks,
>>> Can Guo.
>>>> Neil

Powered by blists - more mailing lists