[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZVJQX5sfbwersjLo@smile.fi.intel.com>
Date: Mon, 13 Nov 2023 18:35:43 +0200
From: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
To: Linus Walleij <linus.walleij@...aro.org>
Cc: "larry.lai" <larry.lai@...jingtech.com>, lee@...nel.org,
pavel@....cz, linux-kernel@...r.kernel.org,
linux-gpio@...r.kernel.org, linux-leds@...r.kernel.org,
GaryWang@...on.com.tw, musa.lin@...jingtech.com,
jack.chang@...jingtech.com, noah.hung@...jingtech.com
Subject: Re: [PATCH V7 2/3] pinctrl: Add support pin control for UP board
CPLD/FPGA
On Mon, Nov 13, 2023 at 03:15:58PM +0100, Linus Walleij wrote:
> Hi Larry, Andy,
>
> On Tue, Oct 31, 2023 at 2:51 AM larry.lai <larry.lai@...jingtech.com> wrote:
>
> > The UP Squared board <http://www.upboard.com> implements certain
> > features (pin control) through an on-board FPGA.
> >
> > Reported-by: kernel test robot <lkp@...el.com>
It may not be reported as it's brand new code.
> > Signed-off-by: Gary Wang <garywang@...on.com.tw>
> > Signed-off-by: larry.lai <larry.lai@...jingtech.com>
(...)
> > +#include "core.h"
> > +#include "intel/pinctrl-intel.h"
> As mentioned this is using the intel core pin control driver infrastructure
> so I want Andy's ACK on this before I merge it.
I'm pretty much sure it's an abuse of that.
I guess I told this already in the previous rounds of review... I'll try to
find time to look at this, but it looks like it still needs some job before
being taken.
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists