[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20231116175959.71f5d060@kmaincent-XPS-13-7390>
Date: Thu, 16 Nov 2023 17:59:59 +0100
From: Köry Maincent <kory.maincent@...tlin.com>
To: Jisheng Zhang <jszhang@...nel.org>,
Thinh Nguyen <Thinh.Nguyen@...opsys.com>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Lu jicong <jiconglu58@...il.com>
Cc: linux-usb@...r.kernel.org, linux-kernel@...r.kernel.org,
Thomas Petazzoni <thomas.petazzoni@...tlin.com>
Subject: Re: [PATCH] usb: dwc3: don't reset device side if dwc3 was
configured as host-only
On Thu, 16 Nov 2023 17:42:06 +0100
Köry Maincent <kory.maincent@...tlin.com> wrote:
> Hello,
>
> Similar issue with ZynqMP board related to that patch:
>
> xilinx-psgtr fd400000.phy: lane 3 (type 1, protocol 3): PLL lock timeout
> phy phy-fd400000.phy.3: phy poweron failed --> -110
> dwc3 fe300000.usb: error -ETIMEDOUT: failed to initialize core
>
> With CONFIG_USB_DWC3_DUAL_ROLE and dr_mode = "host";
>
> It may not be the correct fix.
Just figured out there was a patch (357191036889 usb: dwc3: Soft reset phy on
probe for host) from Thinh aimed to fix it but the issue is still here on
ZynqMP.
Regards,
--
Köry Maincent, Bootlin
Embedded Linux and kernel engineering
https://bootlin.com
Powered by blists - more mailing lists