[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZWb6-LEkyh5RRpcP@APC323>
Date: Wed, 29 Nov 2023 16:48:56 +0800
From: Yu-Chien Peter Lin <peterlin@...estech.com>
To: Guo Ren <guoren@...nel.org>
CC: <acme@...nel.org>, <adrian.hunter@...el.com>,
<ajones@...tanamicro.com>, <alexander.shishkin@...ux.intel.com>,
<andre.przywara@....com>, <anup@...infault.org>,
<aou@...s.berkeley.edu>, <atishp@...shpatra.org>,
<conor+dt@...nel.org>, <conor.dooley@...rochip.com>,
<conor@...nel.org>, <devicetree@...r.kernel.org>,
<dminus@...estech.com>, <evan@...osinc.com>,
<geert+renesas@...der.be>, <heiko@...ech.de>, <irogers@...gle.com>,
<jernej.skrabec@...il.com>, <jolsa@...nel.org>,
<jszhang@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <linux-perf-users@...r.kernel.org>,
<linux-renesas-soc@...r.kernel.org>,
<linux-riscv@...ts.infradead.org>, <linux-sunxi@...ts.linux.dev>,
<locus84@...estech.com>, <magnus.damm@...il.com>,
<mark.rutland@....com>, <mingo@...hat.com>, <n.shubin@...ro.com>,
<namhyung@...nel.org>, <palmer@...belt.com>,
<paul.walmsley@...ive.com>, <peterz@...radead.org>,
<prabhakar.mahadev-lad.rj@...renesas.com>, <rdunlap@...radead.org>,
<robh+dt@...nel.org>, <samuel@...lland.org>,
<sunilvl@...tanamicro.com>, <tglx@...utronix.de>,
<tim609@...estech.com>, <uwu@...nowy.me>, <wens@...e.org>,
<will@...nel.org>, <ycliang@...estech.com>, <inochiama@...look.com>
Subject: Re: [PATCH v4 09/13] dt-bindings: riscv: Add T-Head PMU extension
description
Hi Guo Ren,
On Thu, Nov 23, 2023 at 05:14:30AM +0800, Guo Ren wrote:
> On Wed, Nov 22, 2023 at 8:17 PM Yu Chien Peter Lin
> <peterlin@...estech.com> wrote:
> >
> > Document the ISA string for T-Head performance monitor extension
> > which provides counter overflow interrupt mechanism.
> >
> > Signed-off-by: Yu Chien Peter Lin <peterlin@...estech.com>
> > ---
> > Changes v2 -> v3:
> > - New patch
> > Changes v3 -> v4:
> > - No change
> > ---
> > Documentation/devicetree/bindings/riscv/extensions.yaml | 6 ++++++
> > 1 file changed, 6 insertions(+)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml
> > index c91ab0e46648..694efaea8fce 100644
> > --- a/Documentation/devicetree/bindings/riscv/extensions.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml
> > @@ -258,5 +258,11 @@ properties:
> > in commit 2e5236 ("Ztso is now ratified.") of the
> > riscv-isa-manual.
> >
> > + - const: xtheadpmu
> > + description:
> > + The T-Head performance monitor extension for counter overflow. For more
> > + details, see the chapter 12 in the Xuantie C906 user manual.
> > + https://github.com/T-head-Semi/openc906/tree/main/doc
> > +
> > additionalProperties: true
> > ...
> > --
> > 2.34.1
> >
> Reviewed-by: Guo Ren <guoren@...nel.org>
Thanks for the review.
Would you share document about T-Head PMU?
Best regards,
Peter Lin
> --
> Best Regards
> Guo Ren
Powered by blists - more mailing lists