[an error occurred while processing this directive]

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

[an error occurred while processing this directive]

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20231203171320.GO50400@kernel.org>
Date:   Sun, 3 Dec 2023 17:13:20 +0000
From:   Simon Horman <horms@...nel.org>
To:     Geetha sowjanya <gakula@...vell.com>
Cc:     netdev@...r.kernel.org, linux-kernel@...r.kernel.org,
        kuba@...nel.org, davem@...emloft.net, pabeni@...hat.com,
        edumazet@...gle.com, sgoutham@...vell.com, lcherian@...vell.com,
        jerinj@...vell.com, sbhatta@...vell.com, hkelam@...vell.com
Subject: Re: [net v3 PATCH 5/5] octeontx2-af: Update Tx link register range

On Thu, Nov 30, 2023 at 01:28:18PM +0530, Geetha sowjanya wrote:
> From: Rahul Bhansali <rbhansali@...vell.com>
> 
> On new silicons the TX channels for transmit level has increased.
> This patch fixes the respective register offset range to
> configure the newly added channels.
> 
> Fixes: b279bbb3314e ("octeontx2-af: NIX Tx scheduler queue config support")
> Signed-off-by: Rahul Bhansali <rbhansali@...vell.com>
> Signed-off-by: Geetha sowjanya <gakula@...vell.com>
> Reviewed-by: Wojciech Drewek <wojciech.drewek@...el.com>

Reviewed-by: Simon Horman <horms@...nel.org>