lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <526bced570f94cab84ab9a7dfcdf633a@EXMBX066.cuchost.com> Date: Wed, 27 Dec 2023 11:03:41 +0000 From: JeeHeng Sia <jeeheng.sia@...rfivetech.com> To: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>, "kernel@...il.dk" <kernel@...il.dk>, "conor@...nel.org" <conor@...nel.org>, "robh+dt@...nel.org" <robh+dt@...nel.org>, "krzysztof.kozlowski+dt@...aro.org" <krzysztof.kozlowski+dt@...aro.org>, "paul.walmsley@...ive.com" <paul.walmsley@...ive.com>, "palmer@...belt.com" <palmer@...belt.com>, "aou@...s.berkeley.edu" <aou@...s.berkeley.edu>, "mturquette@...libre.com" <mturquette@...libre.com>, "sboyd@...nel.org" <sboyd@...nel.org>, "p.zabel@...gutronix.de" <p.zabel@...gutronix.de>, "emil.renner.berthing@...onical.com" <emil.renner.berthing@...onical.com>, Hal Feng <hal.feng@...rfivetech.com>, Xingyu Wu <xingyu.wu@...rfivetech.com> CC: "linux-riscv@...ts.infradead.org" <linux-riscv@...ts.infradead.org>, "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, "linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>, Leyfoon Tan <leyfoon.tan@...rfivetech.com> Subject: RE: [RFC 00/16] Basic clock and reset support for StarFive JH8100 RISC-V SoC > -----Original Message----- > From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org> > Sent: Tuesday, December 26, 2023 9:33 PM > To: JeeHeng Sia <jeeheng.sia@...rfivetech.com>; kernel@...il.dk; conor@...nel.org; robh+dt@...nel.org; > krzysztof.kozlowski+dt@...aro.org; paul.walmsley@...ive.com; palmer@...belt.com; aou@...s.berkeley.edu; > mturquette@...libre.com; sboyd@...nel.org; p.zabel@...gutronix.de; emil.renner.berthing@...onical.com; Hal Feng > <hal.feng@...rfivetech.com>; Xingyu Wu <xingyu.wu@...rfivetech.com> > Cc: linux-riscv@...ts.infradead.org; devicetree@...r.kernel.org; linux-kernel@...r.kernel.org; linux-clk@...r.kernel.org; Leyfoon Tan > <leyfoon.tan@...rfivetech.com> > Subject: Re: [RFC 00/16] Basic clock and reset support for StarFive JH8100 RISC-V SoC > > On 26/12/2023 06:38, Sia Jee Heng wrote: > > > > Patch 16 adds clocks and reset nodes to the JH8100 device tree. > > > > Changes since [2]: > > Then this is v2, please version your patches correctly, so tools and > people will understand it. Noted. Will get it fixed in the next version. > > Best regards, > Krzysztof
Powered by blists - more mailing lists