lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <20231227130812.148914-2-eugen.hristev@collabora.com> Date: Wed, 27 Dec 2023 15:08:12 +0200 From: Eugen Hristev <eugen.hristev@...labora.com> To: bin.liu@...iatek.com, matthias.bgg@...il.com, angelogioacchino.delregno@...labora.com, linux-media@...r.kernel.org, devicetree@...r.kernel.org Cc: linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-mediatek@...ts.infradead.org, Allen-KH Cheng <allen-kh.cheng@...iatek.com>, Hsin-Yi Wang <hsinyi@...omium.org>, Max Staudt <mstaudt@...omium.org>, Ricardo Ribalda <ribalda@...omium.org>, Eugen Hristev <eugen.hristev@...labora.com> Subject: [PATCH 2/2] arm64: dts: mediatek: mt8186: Add jpgenc node From: Allen-KH Cheng <allen-kh.cheng@...iatek.com> Add JPEG encoder node. Signed-off-by: Allen-KH Cheng <allen-kh.cheng@...iatek.com> Reviewed-by: Hsin-Yi Wang <hsinyi@...omium.org> Reviewed-by: Max Staudt <mstaudt@...omium.org> Tested-by: Max Staudt <mstaudt@...omium.org> Reviewed-by: Ricardo Ribalda <ribalda@...omium.org> [eugen.hristev@...labora.com: minor cleanup] Signed-off-by: Eugen Hristev <eugen.hristev@...labora.com> --- arch/arm64/boot/dts/mediatek/mt8186.dtsi | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi index e451b6c8cd9e..ef1b269f9184 100644 --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi @@ -2054,6 +2054,19 @@ venc: video-encoder@...20000 { mediatek,scp = <&scp>; }; + jpgenc: jpgenc@...30000 { + compatible = "mediatek,mt8186-jpgenc", "mediatek,mtk-jpgenc"; + reg = <0 0x17030000 0 0x10000>; + interrupts = <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH 0>; + clocks = <&vencsys CLK_VENC_CKE2_JPGENC>; + clock-names = "jpgenc"; + power-domains = <&spm MT8186_POWER_DOMAIN_VENC>; + iommus = <&iommu_mm IOMMU_PORT_L7_JPGENC_Y_RDMA>, + <&iommu_mm IOMMU_PORT_L7_JPGENC_C_RDMA>, + <&iommu_mm IOMMU_PORT_L7_JPGENC_Q_TABLE>, + <&iommu_mm IOMMU_PORT_L7_JPGENC_BSDMA>; + }; + camsys: clock-controller@...00000 { compatible = "mediatek,mt8186-camsys"; reg = <0 0x1a000000 0 0x1000>; -- 2.34.1
Powered by blists - more mailing lists