[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0cbedc75-cacf-43f8-a1f9-284546ad548a@linaro.org>
Date: Tue, 9 Jan 2024 00:34:46 +0000
From: Bryan O'Donoghue <bryan.odonoghue@...aro.org>
To: Konrad Dybcio <konrad.dybcio@...aro.org>,
Bjorn Andersson <andersson@...nel.org>,
Michael Turquette <mturquette@...libre.com>, Stephen Boyd
<sboyd@...nel.org>, Philipp Zabel <p.zabel@...gutronix.de>
Cc: Marijn Suijten <marijn.suijten@...ainline.org>,
linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, Dikshita Agarwal <quic_dikshita@...cinc.com>,
Vikash Garodia <quic_vgarodia@...cinc.com>,
Manivannan Sadhasivam <mani@...nel.org>
Subject: Re: [PATCH 09/18] clk: qcom: gcc-sm8250: Set delay for Venus CLK
resets
On 08/01/2024 12:32, Konrad Dybcio wrote:
> Some Venus resets may require more time when toggling. Describe that.
May or does ?
I'd prefer a strong declaration of where this value came from and why
its being added.
May is ambiguous.
"Downstream has a 150 us delay for this. My own testing shows this to be
necessary in upstream"
Later commits want to add a 1000 us delay. Have all of these delays been
tested ?
If not please describe where the values come.
> Signed-off-by: Konrad Dybcio <konrad.dybcio@...aro.org>
> ---
> drivers/clk/qcom/gcc-sm8250.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/clk/qcom/gcc-sm8250.c b/drivers/clk/qcom/gcc-sm8250.c
> index c6c5261264f1..61d01d4c379b 100644
> --- a/drivers/clk/qcom/gcc-sm8250.c
> +++ b/drivers/clk/qcom/gcc-sm8250.c
> @@ -3576,8 +3576,8 @@ static const struct qcom_reset_map gcc_sm8250_resets[] = {
> [GCC_USB3PHY_PHY_PRIM_BCR] = { 0x50004 },
> [GCC_USB3PHY_PHY_SEC_BCR] = { 0x50010 },
> [GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },
> - [GCC_VIDEO_AXI0_CLK_ARES] = { 0xb024, 2 },
> - [GCC_VIDEO_AXI1_CLK_ARES] = { 0xb028, 2 },
> + [GCC_VIDEO_AXI0_CLK_ARES] = { 0xb024, .bit = 2, .udelay = 150 },
> + [GCC_VIDEO_AXI1_CLK_ARES] = { 0xb028, .bit = 2, .udelay = 150 },
> };
>
> static const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {
>
Powered by blists - more mailing lists