linux-kernel - Re: [PATCH] arm64: dts: ti: Disable clock output of the ethernet PHY

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <9a5711b6-5e8e-4fcb-bea6-d5f9893762eb@phytec.de>
Date: Mon, 22 Jan 2024 03:54:24 +0100
From: Wadim Egorov <w.egorov@...tec.de>
To: Nathan Morrisson <nmorrisson@...tec.com>, <nm@...com>, <vigneshr@...com>,
	<kristo@...nel.org>, <robh+dt@...nel.org>,
	<krzysztof.kozlowski+dt@...aro.org>, <conor+dt@...nel.org>
CC: <devicetree@...r.kernel.org>, <upstream@...ts.phytec.de>,
	<linux-kernel@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH] arm64: dts: ti: Disable clock output of the ethernet PHY


Am 19.01.24 um 23:52 schrieb Nathan Morrisson:
> The clock on the ethernet1 PHY is turned on by default. This turns
> the clock off as we do not use it.
>
> Signed-off-by: Nathan Morrisson <nmorrisson@...tec.com>

Reviewed-by: Wadim Egorov <w.egorov@...tec.de>


> ---
>   arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts | 1 +
>   1 file changed, 1 insertion(+)
>
> diff --git a/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts b/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts
> index 4bc0134c987d..3173f6eca7ca 100644
> --- a/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts
> +++ b/arch/arm64/boot/dts/ti/k3-am625-phyboard-lyra-rdk.dts
> @@ -222,6 +222,7 @@ &cpsw3g_mdio {
>   	cpsw3g_phy3: ethernet-phy@3 {
>   		compatible = "ethernet-phy-id2000.a231", "ethernet-phy-ieee802.3-c22";
>   		reg = <3>;
> +		ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
>   		ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
>   		ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
>   	};