[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20240130024521.GA14663@ranerica-svr.sc.intel.com>
Date: Mon, 29 Jan 2024 18:45:21 -0800
From: Ricardo Neri <ricardo.neri-calderon@...ux.intel.com>
To: Qiuxu Zhuo <qiuxu.zhuo@...el.com>
Cc: Tony Luck <tony.luck@...el.com>, Borislav Petkov <bp@...en8.de>,
Aristeu Rozanski <aris@...hat.com>,
Mauro Carvalho Chehab <mchehab@...nel.org>,
linux-edac@...r.kernel.org, linux-kernel@...r.kernel.org,
lili.li@...el.com
Subject: Re: [PATCH 0/2] EDAC/{igen6,i10nm}: Add EDAC support for two Intel
CPUs
On Mon, Jan 29, 2024 at 02:20:38PM +0800, Qiuxu Zhuo wrote:
> Both patches solely add CPU IDs for EDAC support.
>
> - Part1: Add a new Alder Lake-N SoC compute die ID for EDAC support.
> - Part2: Add the Grand Ridge (micro-server) CPU model ID for EDAC support.
>
> Lili Li (1):
> EDAC/igen6: Add one more Intel Alder Lake-N SoC support
>
> Qiuxu Zhuo (1):
> EDAC/i10nm: Add Intel Grand Ridge micro-server support
>
> drivers/edac/i10nm_base.c | 1 +
> drivers/edac/igen6_edac.c | 2 ++
> 2 files changed, 3 insertions(+)
For the whole series,
Tested-by: Ricardo Neri <ricardo.neri-calderon@...ux.intel.com>
Powered by blists - more mailing lists