[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <5a81f16b-8ece-4263-b424-4dd6cd6e386f@linaro.org>
Date: Fri, 16 Feb 2024 10:19:30 +0100
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Michal Simek <michal.simek@....com>, linux-kernel@...r.kernel.org,
monstr@...str.eu, michal.simek@...inx.com, git@...inx.com
Cc: Alexandre Belloni <alexandre.belloni@...tlin.com>,
Conor Dooley <conor+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Rob Herring <robh@...nel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
"moderated list:ARM/ZYNQ ARCHITECTURE"
<linux-arm-kernel@...ts.infradead.org>,
"open list:REAL TIME CLOCK (RTC) SUBSYSTEM" <linux-rtc@...r.kernel.org>
Subject: Re: [PATCH] dt-bindings: rtc: zynqmp: Describe power-domains property
On 16/02/2024 09:51, Michal Simek wrote:
> RTC has its own power domain on Xilinx Versal SOC that's why describe it as
> optional property.
>
> Signed-off-by: Michal Simek <michal.simek@....com>
> ---
>
> Documentation/devicetree/bindings/rtc/xlnx,zynqmp-rtc.yaml | 3 +++
> 1 file changed, 3 insertions(+)
>
But Versal is not described in this binding, is it? I see only one
compatible.
Best regards,
Krzysztof
Powered by blists - more mailing lists