linux-kernel - Re: [PATCH v3 3/4] riscv: dts: add reset generator for Sophgo SG2042 SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID:
 <IA1PR20MB4953D0DF7E89CF234A7C571DBB562@IA1PR20MB4953.namprd20.prod.outlook.com>
Date: Thu, 22 Feb 2024 08:28:00 +0800
From: Inochi Amaoto <inochiama@...look.com>
To: Chen Wang <unicornxw@...il.com>
Cc: aou@...s.berkeley.edu, chao.wei@...hgo.com, conor@...nel.org, 
	krzysztof.kozlowski+dt@...aro.org, palmer@...belt.com, paul.walmsley@...ive.com, 
	p.zabel@...gutronix.de, robh+dt@...nel.org, devicetree@...r.kernel.org, 
	linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org, haijiao.liu@...hgo.com, 
	xiaoguang.xing@...hgo.com, guoren@...nel.org, jszhang@...nel.org, 
	Chen Wang <unicorn_wang@...look.com>
Subject: Re: [PATCH v3 3/4] riscv: dts: add reset generator for Sophgo SG2042
 SoC

LGTM

Reviewed-by: Inochi Amaoto <inochiama@...look.com>

On Tue, Jan 30, 2024 at 09:50:32AM +0800, Chen Wang wrote:
> From: Chen Wang <unicorn_wang@...look.com>
> 
> Add reset generator node to device tree for SG2042.
> 
> Signed-off-by: Chen Wang <unicorn_wang@...look.com>
> ---
>  arch/riscv/boot/dts/sophgo/sg2042.dtsi | 8 ++++++++
>  1 file changed, 8 insertions(+)
> 
> diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/dts/sophgo/sg2042.dtsi
> index ead1cc35d88b..eeb341e16bfd 100644
> --- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi
> +++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi
> @@ -6,6 +6,8 @@
>  /dts-v1/;
>  #include <dt-bindings/interrupt-controller/irq.h>
>  
> +#include <dt-bindings/reset/sophgo,sg2042-reset.h>
> +
>  #include "sg2042-cpus.dtsi"
>  
>  / {
> @@ -327,6 +329,12 @@ intc: interrupt-controller@...0000000 {
>  			riscv,ndev = <224>;
>  		};
>  
> +		rstgen: reset-controller@...0013000 {
> +			compatible = "sophgo,sg2042-reset";
> +			reg = <0x00000070 0x30013000 0x00000000 0x0000000c>;
> +			#reset-cells = <1>;
> +		};
> +
>  		uart0: serial@...0000000 {
>  			compatible = "snps,dw-apb-uart";
>  			reg = <0x00000070 0x40000000 0x00000000 0x00001000>;
> -- 
> 2.25.1
>