[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAA8EJpq=-r4XhnFJset0=X=YO5QNUpuw+e1r6DTsPvzNAZCyNw@mail.gmail.com>
Date: Thu, 7 Mar 2024 09:50:16 +0200
From: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
To: Robert Marko <robimarko@...il.com>
Cc: Chukun Pan <amadeus@....edu.cn>, Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konrad.dybcio@...aro.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, Conor Dooley <conor+dt@...nel.org>,
Rob Herring <robh@...nel.org>, linux-arm-msm@...r.kernel.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH v5 1/1] arm64: dts: qcom: ipq6018: add sdhci node
On Thu, 7 Mar 2024 at 09:38, Robert Marko <robimarko@...il.com> wrote:
>
> On Thu, 7 Mar 2024 at 08:28, Dmitry Baryshkov
> <dmitry.baryshkov@...aro.org> wrote:
> >
> > On Wed, 6 Mar 2024 at 22:35, Robert Marko <robimarko@...il.com> wrote:
> > >
> > >
> > > On 06. 03. 2024. 20:43, Dmitry Baryshkov wrote:
> > > > On Wed, 6 Mar 2024 at 14:31, Chukun Pan <amadeus@....edu.cn> wrote:
> > > >> Add node to support mmc controller inside of IPQ6018.
> > > >> This controller supports both eMMC and SD cards.
> > > >>
> > > >> Tested with:
> > > >> eMMC (HS200)
> > > >> SD Card (SDR50/SDR104)
> > > >>
> > > >> Signed-off-by: Chukun Pan <amadeus@....edu.cn>
> > > >> ---
> > > >> arch/arm64/boot/dts/qcom/ipq6018.dtsi | 19 +++++++++++++++++++
> > > >> 1 file changed, 19 insertions(+)
> > > >>
> > > >> diff --git a/arch/arm64/boot/dts/qcom/ipq6018.dtsi b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
> > > >> index 322eced0b876..420c192bccd9 100644
> > > >> --- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
> > > >> +++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
> > > >> @@ -441,6 +441,25 @@ dwc_1: usb@...0000 {
> > > >> };
> > > >> };
> > > >>
> > > >> + sdhc: mmc@...4000 {
> > > >> + compatible = "qcom,ipq6018-sdhci", "qcom,sdhci-msm-v5";
> > > >> + reg = <0x0 0x07804000 0x0 0x1000>,
> > > >> + <0x0 0x07805000 0x0 0x1000>;
> > > >> + reg-names = "hc", "cqhci";
> > > >> +
> > > >> + interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
> > > >> + <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>;
> > > >> + interrupt-names = "hc_irq", "pwr_irq";
> > > >> +
> > > >> + clocks = <&gcc GCC_SDCC1_AHB_CLK>,
> > > >> + <&gcc GCC_SDCC1_APPS_CLK>,
> > > >> + <&xo>;
> > > >> + clock-names = "iface", "core", "xo";
> > > >> + resets = <&gcc GCC_SDCC1_BCR>;
> > > >> + max-frequency = <192000000>;
> > > > If I understand correctly, GCC_SDCC1_APPS_CLK support frequencies up
> > > > to 384 MHz, but here you are limiting it to 192 MHz. Why is it so?
> > > >
> > > > I am not sure that 384MHz is actually supported as IPQ6018 datasheet
> > > > clearly indicates that HS400 mode is not supported.
> >
> > I didn't check the datasheet, I opened the gcc-ipq6018.c
>
> I understand that, I just pointed it out, it wouldn't surprise me if
> the frequency table
> was just copy/pasted from IPQ8074.
Then it might be fixed instead, making the max-frequency property unnecessary.
>
> Regards,
> Robert
> >
> > > >
> > > > Regards,
> > > > Robert
> > > >
> > > >> + status = "disabled";
> > > >> + };
> > > >> +
> > > >> blsp_dma: dma-controller@...4000 {
> > > >> compatible = "qcom,bam-v1.7.0";
> > > >> reg = <0x0 0x07884000 0x0 0x2b000>;
> > > >> --
> > > >> 2.25.1
> > > >>
> > > >>
> > > >
> >
> >
> >
> > --
> > With best wishes
> > Dmitry
--
With best wishes
Dmitry
Powered by blists - more mailing lists