[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <mhng-d47edbdb-0a36-4adb-9575-8af094d80e5e@palmer-ri-x1c9>
Date: Tue, 12 Mar 2024 07:23:28 -0700 (PDT)
From: Palmer Dabbelt <palmer@...belt.com>
To: tglx@...utronix.de
CC: peterlin@...estech.com, acme@...nel.org, adrian.hunter@...el.com,
ajones@...tanamicro.com, alexander.shishkin@...ux.intel.com, andre.przywara@....com,
anup@...infault.org, aou@...s.berkeley.edu, atishp@...shpatra.org, conor+dt@...nel.org,
Conor Dooley <conor.dooley@...rochip.com>, Conor Dooley <conor@...nel.org>, devicetree@...r.kernel.org,
Evan Green <evan@...osinc.com>, geert+renesas@...der.be, guoren@...nel.org, Heiko Stuebner <heiko@...ech.de>,
irogers@...gle.com, jernej.skrabec@...il.com, jolsa@...nel.org, jszhang@...nel.org,
krzysztof.kozlowski+dt@...aro.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-perf-users@...r.kernel.org, linux-renesas-soc@...r.kernel.org, linux-riscv@...ts.infradead.org,
linux-sunxi@...ts.linux.dev, locus84@...estech.com, magnus.damm@...il.com,
Mark Rutland <mark.rutland@....com>, mingo@...hat.com, n.shubin@...ro.com, namhyung@...nel.org,
Paul Walmsley <paul.walmsley@...ive.com>, peterlin@...estech.com, peterz@...radead.org,
prabhakar.mahadev-lad.rj@...renesas.com, rdunlap@...radead.org, robh+dt@...nel.org, samuel@...lland.org,
Sunil V L <sunilvl@...tanamicro.com>, tim609@...estech.com, uwu@...nowy.me, wens@...e.org,
Will Deacon <will@...nel.org>, inochiama@...look.com, unicorn_wang@...look.com, wefu@...hat.com,
randolph@...estech.com
Subject: Re: [PATCH v9 03/10] irqchip/riscv-intc: Introduce Andes hart-level interrupt controller
On Fri, 23 Feb 2024 01:06:44 PST (-0800), tglx@...utronix.de wrote:
> On Fri, Feb 23 2024 at 09:54, Thomas Gleixner wrote:
>> On Fri, Feb 23 2024 at 09:49, Thomas Gleixner wrote:
>>> On Thu, Feb 22 2024 at 22:36, Thomas Gleixner wrote:
>>>> Palmer, feel free to take this through the riscv tree. I have no other
>>>> changes pending against that driver.
>>>
>>> Aargh. Spoken too early. This conflicts with Anups AIA series.
>>>
>>> https://lore.kernel.org/all/20240222094006.1030709-1-apatel@ventanamicro.com
>>>
>>> So I rather take the pile through my tree and deal with the conflicts
>>> localy than inflicting it on next.
>>
>>> Palmer?
>>
>> Nah. I just apply the two intc patches localy and give you a tag to pull
>> from so we carry both the same commits. Then I can deal with the
>> conflicts on my side trivially.
>
> Here you go:
>
> git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git irq-for-riscv-02-23-24
>
> Contains:
>
> f4cc33e78ba8 ("irqchip/riscv-intc: Introduce Andes hart-level interrupt controller")
> 96303bcb401c ("irqchip/riscv-intc: Allow large non-standard interrupt number")
>
> on top of v6.8-rc1
Sorry I missed this. I just merged this into my testing tree, it might
take a bit to show up because I've managed to break my VPN so I can't
poke the tester box right now...
>
> Thanks,
>
> tglx
Powered by blists - more mailing lists