linux-kernel - Re: [PATCH v9 00/10] Support Andes PMU extension

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date: Thu, 14 Mar 2024 12:30:31 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Yu Chien Peter Lin <peterlin@...estech.com>
Cc: linux-riscv@...ts.infradead.org, acme@...nel.org, adrian.hunter@...el.com,
 ajones@...tanamicro.com, alexander.shishkin@...ux.intel.com,
 andre.przywara@....com, anup@...infault.org, aou@...s.berkeley.edu,
 atishp@...shpatra.org, conor+dt@...nel.org, conor.dooley@...rochip.com,
 conor@...nel.org, devicetree@...r.kernel.org, evan@...osinc.com,
 geert+renesas@...der.be, guoren@...nel.org, heiko@...ech.de,
 irogers@...gle.com, jernej.skrabec@...il.com, jolsa@...nel.org,
 jszhang@...nel.org, krzysztof.kozlowski+dt@...aro.org,
 linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
 linux-perf-users@...r.kernel.org, linux-renesas-soc@...r.kernel.org,
 linux-sunxi@...ts.linux.dev, locus84@...estech.com, magnus.damm@...il.com,
 mark.rutland@....com, mingo@...hat.com, n.shubin@...ro.com,
 namhyung@...nel.org, palmer@...belt.com, paul.walmsley@...ive.com,
 peterz@...radead.org, prabhakar.mahadev-lad.rj@...renesas.com,
 rdunlap@...radead.org, robh+dt@...nel.org, samuel@...lland.org,
 sunilvl@...tanamicro.com, tglx@...utronix.de, tim609@...estech.com,
 uwu@...nowy.me, wens@...e.org, will@...nel.org, inochiama@...look.com,
 unicorn_wang@...look.com, wefu@...hat.com
Subject: Re: [PATCH v9 00/10] Support Andes PMU extension

Hello:

This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:

On Thu, 22 Feb 2024 16:39:36 +0800 you wrote:
> Hi All,
> 
> This patch series introduces the Andes PMU extension, which serves the
> same purpose as Sscofpmf and Smcntrpmf. Its non-standard local interrupt
> is assigned to bit 18 in the custom S-mode local interrupt enable and
> pending registers (slie/slip), while the interrupt cause is (256 + 18).
> 
> [...]

Here is the summary with links:
  - [v9,01/10] riscv: errata: Rename defines for Andes
    https://git.kernel.org/riscv/c/be5e8872b3fb
  - [v9,02/10] irqchip/riscv-intc: Allow large non-standard interrupt number
    https://git.kernel.org/riscv/c/96303bcb401c
  - [v9,03/10] irqchip/riscv-intc: Introduce Andes hart-level interrupt controller
    https://git.kernel.org/riscv/c/f4cc33e78ba8
  - [v9,04/10] dt-bindings: riscv: Add Andes interrupt controller compatible string
    https://git.kernel.org/riscv/c/b88727d554f0
  - [v9,05/10] riscv: dts: renesas: r9a07g043f: Update compatible string to use Andes INTC
    https://git.kernel.org/riscv/c/95113bb70515
  - [v9,06/10] perf: RISC-V: Eliminate redundant interrupt enable/disable operations
    https://git.kernel.org/riscv/c/ea0e0178e101
  - [v9,07/10] perf: RISC-V: Introduce Andes PMU to support perf event sampling
    https://git.kernel.org/riscv/c/bc969d6cc96a
  - [v9,08/10] dt-bindings: riscv: Add Andes PMU extension description
    https://git.kernel.org/riscv/c/61609bf2b29d
  - [v9,09/10] riscv: dts: renesas: Add Andes PMU extension for r9a07g043f
    https://git.kernel.org/riscv/c/270fc77e7b0e
  - [v9,10/10] riscv: andes: Support specifying symbolic firmware and hardware raw events
    https://git.kernel.org/riscv/c/f5102e31c209

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html