lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <b9a6044e-c1d1-4d8e-88ab-43dbb9e2fa31@infradead.org>
Date: Sat, 16 Mar 2024 23:07:47 -0700
From: Randy Dunlap <rdunlap@...radead.org>
To: Xingyou Chen <rockrush@...kwork.org>, linux-riscv@...ts.infradead.org
Cc: linux-kernel@...r.kernel.org, ajones@...tanamicro.com,
 cleger@...osinc.com, aou@...s.berkeley.edu, palmer@...belt.com,
 paul.walmsley@...ive.com
Subject: Re: [PATCH] riscv: typo in comment for get_f64_reg



On 3/16/24 22:55, Xingyou Chen wrote:
> Signed-off-by: Xingyou Chen <rockrush@...kwork.org>

Reviewed-by: Randy Dunlap <rdunlap@...radead.org>

Thanks.

> ---
>  arch/riscv/kernel/fpu.S | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/riscv/kernel/fpu.S b/arch/riscv/kernel/fpu.S
> index 2c543f130f93..327cf527dd7e 100644
> --- a/arch/riscv/kernel/fpu.S
> +++ b/arch/riscv/kernel/fpu.S
> @@ -211,7 +211,7 @@ SYM_FUNC_START(put_f64_reg)
>  SYM_FUNC_END(put_f64_reg)
>  
>  /*
> - * put_f64_reg - Get a 64 bits FP register value and returned it or store it to
> + * get_f64_reg - Get a 64 bits FP register value and returned it or store it to
>   *	 	 a pointer.
>   * a0 = FP register index to be retrieved
>   * a1 = If xlen == 32, pointer which should be loaded with the FP register value

-- 
#Randy

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ