[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <af1116d6-e615-410e-a2e1-344c3ae6c029@leica-geosystems.com>
Date: Mon, 15 Apr 2024 12:39:54 +0000
From: POPESCU Catalin <catalin.popescu@...ca-geosystems.com>
To: Marek Vasut <marex@...x.de>, Stephen Boyd <sboyd@...nel.org>,
"mturquette@...libre.com" <mturquette@...libre.com>, Biju Das
<biju.das.jz@...renesas.com>, Marek Vasut <marek.vasut+renesas@...lbox.org>
CC: "linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
GEO-CHHER-bsp-development <bsp-development.geo@...ca-geosystems.com>,
"m.felsch@...gutronix.de" <m.felsch@...gutronix.de>
Subject: Re: [PATCH next] clk: rs9: fix wrong default value for clock
amplitude
On 12/04/2024 20:35, Marek Vasut wrote:
> This email is not from Hexagon’s Office 365 instance. Please be
> careful while clicking links, opening attachments, or replying to this
> email.
>
>
> On 4/9/24 10:19 AM, Stephen Boyd wrote:
>> Quoting Catalin Popescu (2024-03-06 10:04:35)
>>> According to 9FGV0241 & 9FGV0441 datasheets
>
> 9FGV0841 too.
>
>> , the default value
>>> for the clock amplitude is 0.8V, while the driver was assuming
>>> 0.7V.
>
> Can you also document the SCC spread spectrum change in the commit
> message ?
>
>>> Signed-off-by: Catalin Popescu <catalin.popescu@...ca-geosystems.com>
>
> This also needs
> Fixes: 892e0ddea1aa ("clk: rs9: Add Renesas 9-series PCIe clock
> generator driver")
>
> Thanks ! Sorry for the delayed reply.
No problem, thanks for the review.
Powered by blists - more mailing lists