linux-kernel - RE: [PATCH v1] riscv: defconfig: Enable StarFive JH7110 drivers

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID:
 <ZQ2PR01MB13078E6EBA4D625735B45843E61CA@ZQ2PR01MB1307.CHNPR01.prod.partner.outlook.cn>
Date: Mon, 6 May 2024 02:31:15 +0000
From: Hal Feng <hal.feng@...rfivetech.com>
To: Emil Renner Berthing <emil.renner.berthing@...onical.com>, Palmer Dabbelt
	<palmer@...belt.com>
CC: Conor Dooley <conor.dooley@...rochip.com>, Paul Walmsley
	<paul.walmsley@...ive.com>, "aou@...s.berkeley.edu" <aou@...s.berkeley.edu>,
	"linux-riscv@...ts.infradead.org" <linux-riscv@...ts.infradead.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v1] riscv: defconfig: Enable StarFive JH7110 drivers

> On 02.05.24 00:26, Emil Renner Berthing wrote:
> Palmer Dabbelt wrote:
> > On Tue, 02 Apr 2024 23:09:02 PDT (-0700), hal.feng@...rfivetech.com wrote:
> > > Add support for StarFive JH7110 SoC and VisionFive 2 board.
> > > - Clock & reset
> > > - Cache
> > > - Temperature sensor
> > > - PMIC (AXP15060)
> > > - Restart GPIO
> > > - RNG
> > > - I2C
> > > - SPI
> > > - Quad SPI
> > > - USB & USB 2.0 PHY & PCIe 2.0/USB 3.0 PHY
> > > - Audio (I2S / TDM / PWM-DAC)
> > > - Camera Subsystem & MIPI-CSI2 RX & D-PHY RX
> > >
> > > Signed-off-by: Hal Feng <hal.feng@...rfivetech.com>
> > > ---
> > >
> > > Hi,
> > >
> > > As more drivers of StarFive JH7110 VisionFive 2 board are upstream,
> > > add support for them in riscv defconfig.
> > >
> > > Best regards,
> > > Hal
> > >
> > > ---
> > >  arch/riscv/configs/defconfig | 32 ++++++++++++++++++++++++++++++++
> > >  1 file changed, 32 insertions(+)
> > >
> > > diff --git a/arch/riscv/configs/defconfig
> > > b/arch/riscv/configs/defconfig index fc0ec2ee13bc..a4eb66b30d95
> > > 100644
> > > --- a/arch/riscv/configs/defconfig
> > > +++ b/arch/riscv/configs/defconfig
> > > @@ -111,6 +111,7 @@ CONFIG_PCIE_XILINX=y  CONFIG_PCIE_FU740=y
> > > CONFIG_DEVTMPFS=y  CONFIG_DEVTMPFS_MOUNT=y
> > > +CONFIG_SIFIVE_CCACHE=y
> > >  CONFIG_MTD=y
> > >  CONFIG_MTD_BLOCK=y
> > >  CONFIG_MTD_CFI=y
> > > @@ -154,24 +155,36 @@ CONFIG_SERIAL_EARLYCON_RISCV_SBI=y
> > >  CONFIG_VIRTIO_CONSOLE=y
> > >  CONFIG_HW_RANDOM=y
> > >  CONFIG_HW_RANDOM_VIRTIO=y
> > > +CONFIG_HW_RANDOM_JH7110=m
> > > +CONFIG_I2C=y
> > >  CONFIG_I2C_CHARDEV=m
> > > +CONFIG_I2C_DESIGNWARE_PLATFORM=y
> > >  CONFIG_I2C_MV64XXX=m
> > >  CONFIG_I2C_RIIC=y
> > >  CONFIG_SPI=y
> > > +CONFIG_SPI_CADENCE_QUADSPI=m
> > > +CONFIG_SPI_PL022=m
> > >  CONFIG_SPI_RSPI=m
> > >  CONFIG_SPI_SIFIVE=y
> > >  CONFIG_SPI_SUN6I=y
> > >  # CONFIG_PTP_1588_CLOCK is not set
> > >  CONFIG_GPIO_SIFIVE=y
> > > +CONFIG_POWER_RESET_GPIO_RESTART=y
> > > +CONFIG_SENSORS_SFCTEMP=y
> 
> If this needs an update anyway this temperature sensor shouldn't be critical to
> boot and can be left as a module.

OK, I will modify accordingly in the next version. Thanks.

Best regards,
Hal