[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAGb2v66D=cn3jeK2OkfeJ52jyNSMe+244cO7AaTy64ritVVtJw@mail.gmail.com>
Date: Wed, 29 May 2024 00:16:57 +0800
From: Chen-Yu Tsai <wens@...e.org>
To: linux-sunxi@...ts.linux.dev, Dragan Simic <dsimic@...jaro.org>
Cc: jernej.skrabec@...il.com, samuel@...lland.org,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64: dts: allwinner: Add cache information to the SoC
dtsi for A64
On Wed, May 29, 2024 at 12:11 AM Chen-Yu Tsai <wens@...e.org> wrote:
>
> On Sun, 28 Apr 2024 13:40:35 +0200, Dragan Simic wrote:
> > Add missing cache information to the Allwinner A64 SoC dtsi, to allow
> > the userspace, which includes lscpu(1) that uses the virtual files provided
> > by the kernel under the /sys/devices/system/cpu directory, to display the
> > proper A64 cache information.
> >
> > While there, use a more self-descriptive label for the L2 cache node, which
> > also makes it more consistent with other SoC dtsi files.
> >
> > [...]
>
> Applied to sunxi/dt-for-6.11 in sunxi/linux.git, thanks!
>
> [1/1] arm64: dts: allwinner: Add cache information to the SoC dtsi for A64
> https://git.kernel.org/sunxi/linux/c/950c51e8ebb4
I had to do a quick rebase as the branch start point was incorrect. The
commit hashes will have changed. Rest assured that the patch is indeed
merged.
ChenYu
Powered by blists - more mailing lists