[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZmIHKwhEyuQJnymK@ghost>
Date: Thu, 6 Jun 2024 11:59:55 -0700
From: Charlie Jenkins <charlie@...osinc.com>
To: Jesse Taube <jesse@...osinc.com>
Cc: linux-riscv@...ts.infradead.org,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
Conor Dooley <conor.dooley@...rochip.com>,
Nam Cao <namcaov@...il.com>,
Sami Tolvanen <samitolvanen@...gle.com>,
Andy Chiu <andy.chiu@...ive.com>, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] RISC-V: fix vector insn load/store width mask
On Thu, Jun 06, 2024 at 02:28:00PM -0400, Jesse Taube wrote:
> RVFDQ_FL_FS_WIDTH_MASK should be 3 bits [14-12], shifted down by 12 bits.
> Replace GENMASK(3, 0) with GENMASK(2, 0).
>
> Fixes: cd054837243b ("riscv: Allocate user's vector context in the first-use trap")
> Signed-off-by: Jesse Taube <jesse@...osinc.com>
> ---
> arch/riscv/include/asm/insn.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/riscv/include/asm/insn.h b/arch/riscv/include/asm/insn.h
> index 06e439eeef9a..09fde95a5e8f 100644
> --- a/arch/riscv/include/asm/insn.h
> +++ b/arch/riscv/include/asm/insn.h
> @@ -145,7 +145,7 @@
>
> /* parts of opcode for RVF, RVD and RVQ */
> #define RVFDQ_FL_FS_WIDTH_OFF 12
> -#define RVFDQ_FL_FS_WIDTH_MASK GENMASK(3, 0)
> +#define RVFDQ_FL_FS_WIDTH_MASK GENMASK(2, 0)
> #define RVFDQ_FL_FS_WIDTH_W 2
> #define RVFDQ_FL_FS_WIDTH_D 3
> #define RVFDQ_LS_FS_WIDTH_Q 4
> --
> 2.43.0
>
Thanks!
Reviewed-by: Charlie Jenkins <charlie@...osinc.com>
Powered by blists - more mailing lists