[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <00090117-d765-4f52-abe0-f8bddc980c75@linaro.org>
Date: Mon, 17 Jun 2024 19:40:56 +0200
From: Konrad Dybcio <konrad.dybcio@...aro.org>
To: neil.armstrong@...aro.org, Gaurav Kashyap <quic_gaurkash@...cinc.com>,
linux-arm-msm@...r.kernel.org, linux-scsi@...r.kernel.org,
andersson@...nel.org, ebiggers@...gle.com, srinivas.kandagatla@...aro.org,
krzysztof.kozlowski+dt@...aro.org, conor+dt@...nel.org, robh+dt@...nel.org
Cc: linux-kernel@...r.kernel.org, linux-mmc@...r.kernel.org,
kernel@...cinc.com, linux-crypto@...r.kernel.org,
devicetree@...r.kernel.org, quic_omprsing@...cinc.com,
quic_nguyenb@...cinc.com, bartosz.golaszewski@...aro.org,
ulf.hansson@...aro.org, jejb@...ux.ibm.com, martin.petersen@...cle.com,
mani@...nel.org, davem@...emloft.net, herbert@...dor.apana.org.au,
psodagud@...cinc.com, quic_apurupa@...cinc.com, sonalg@...cinc.com
Subject: Re: [PATCH v5 14/15] arm64: dts: qcom: sm8650: add hwkm support to
ufs ice
On 6/17/24 10:28, neil.armstrong@...aro.org wrote:
> Hi,
>
> On 17/06/2024 02:51, Gaurav Kashyap wrote:
>> The Inline Crypto Engine (ICE) for UFS/EMMC supports the
>> Hardware Key Manager (HWKM) to securely manage storage
>> keys. Enable using this hardware on sm8650.
>>
>> This requires two changes:
>> 1. Register size increase: HWKM is an additional piece of hardware
>> sitting alongside ICE, and extends the old ICE's register space.
>> 2. Explicitly tell the ICE driver to use HWKM with ICE so that
>> wrapped keys are used in sm8650.
>>
>> Reviewed-by: Om Prakash Singh <quic_omprsing@...cinc.com>
>> Tested-by: Neil Armstrong <neil.armstrong@...aro.org>
>> Signed-off-by: Gaurav Kashyap <quic_gaurkash@...cinc.com>
>> ---
>> arch/arm64/boot/dts/qcom/sm8650.dtsi | 4 +++-
>> 1 file changed, 3 insertions(+), 1 deletion(-)
>>
>> diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qcom/sm8650.dtsi
>> index bb0b3c48ee4b..a34c4b7ccbac 100644
>> --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi
>> @@ -2593,9 +2593,11 @@ &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
>> ice: crypto@...8000 {
>> compatible = "qcom,sm8650-inline-crypto-engine",
>> "qcom,inline-crypto-engine";
>> - reg = <0 0x01d88000 0 0x8000>;
>> + reg = <0 0x01d88000 0 0x10000>;
>> clocks = <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
>> +
>> + qcom,ice-use-hwkm;
>> };
>> tcsr_mutex: hwlock@...0000 {
>
> Please split this (and next) in two patches:
> - one extending the register size + Fixes tag so it can backported to stable kernels
Would also be helpful to know which chipsets require this, so we can
fix it up. FWIW:
rg qcom,ufshc arch/arm64/boot/dts/qcom -l | wc -l
returns 17
Konrad
Powered by blists - more mailing lists