[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <14cc8572-406e-47c4-a590-540d6c69466b@app.fastmail.com>
Date: Wed, 19 Jun 2024 12:37:48 +0100
From: "Jiaxun Yang" <jiaxun.yang@...goat.com>
To: "Thomas Bogendoerfer" <tsbogend@...ha.franken.de>
Cc: "linux-mips@...r.kernel.org" <linux-mips@...r.kernel.org>,
linux-kernel@...r.kernel.org,
"stable@...r.kernel.org" <stable@...r.kernel.org>
Subject: Re: [PATCH fixes 1/4] MIPS: mipsmtregs: Fix target register for MFTC0
在2024年6月19日六月 下午12:32,Jiaxun Yang写道:
> 在2024年6月16日六月 下午2:25,Jiaxun Yang写道:
>> Target register of mftc0 should be __res instead of $1, this is
>> a leftover from old .insn code.
>>
>> Fixes: dd6d29a61489 ("MIPS: Implement microMIPS MT ASE helpers")
>> Cc: stable@...r.kernel.org
>> Signed-off-by: Jiaxun Yang <jiaxun.yang@...goat.com>
>
> Hi Thomas,
>
> I saw you sent mips-fixes_6.10_1 pull request but this series is
> not included in that PR while one of my later patch is included.
>
> If you think the whole series is not fit for fixes tree then please
> at least let this series go through fixes tree. There are many MT
^ Sorry I meant patch.
[...]
--
- Jiaxun
Powered by blists - more mailing lists