lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <171925273633.3100383.12523755678461122239.b4-ty@arm.com>
Date: Mon, 24 Jun 2024 19:12:42 +0100
From: Catalin Marinas <catalin.marinas@....com>
To: will@...nel.org,
	ardb@...nel.org,
	mark.rutland@....com,
	Seongsu Park <sgsu.park@...sung.com>
Cc: linux-arm-kernel@...ts.infradead.org,
	linux-kernel@...r.kernel.org,
	infinite.run@...il.com
Subject: Re: [PATCH] arm64: Cleanup __cpu_set_tcr_t0sz()

On Thu, 23 May 2024 21:21:46 +0900, Seongsu Park wrote:
> The T0SZ field of TCR_EL1 occupies bits 0-5 of the register and encode
> the virtual address space translated by TTBR0_EL1. When updating the
> field, for example because we are switching to/from the idmap page-table,
> __cpu_set_tcr_t0sz() erroneously treats its 't0sz' argument as unshifted,
> resulting in harmless but confusing double shifts by 0 in the code.
> 
> 
> [...]

Applied to arm64 (for-next/misc), thanks!

[1/1] arm64: Cleanup __cpu_set_tcr_t0sz()
      https://git.kernel.org/arm64/c/cf938f91784f

-- 
Catalin


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ