[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9c6845d49fa14d84bb7ada1022147276@AcuMS.aculab.com>
Date: Wed, 17 Jul 2024 13:21:19 +0000
From: David Laight <David.Laight@...LAB.COM>
To: David Laight <David.Laight@...LAB.COM>, 'Stewart Hildebrand'
<stewart.hildebrand@....com>, Bjorn Helgaas <bhelgaas@...gle.com>, "Thomas
Gleixner" <tglx@...utronix.de>, Ingo Molnar <mingo@...hat.com>, "Borislav
Petkov" <bp@...en8.de>, Dave Hansen <dave.hansen@...ux.intel.com>, "H. Peter
Anvin" <hpa@...or.com>, Michael Ellerman <mpe@...erman.id.au>, "Nicholas
Piggin" <npiggin@...il.com>, Christophe Leroy <christophe.leroy@...roup.eu>,
"Naveen N. Rao" <naveen.n.rao@...ux.ibm.com>, Thomas Zimmermann
<tzimmermann@...e.de>, Arnd Bergmann <arnd@...db.de>, Sam Ravnborg
<sam@...nborg.org>, Yongji Xie <elohimes@...il.com>,
Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>
CC: "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>, "x86@...nel.org"
<x86@...nel.org>, "linuxppc-dev@...ts.ozlabs.org"
<linuxppc-dev@...ts.ozlabs.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v2 0/8] PCI: Align small (<4k) BARs
From: David Laight
> Sent: 17 July 2024 14:15
>
> From: Stewart Hildebrand
> > Sent: 16 July 2024 20:33
> >
> > This series sets the default minimum resource alignment to 4k for memory
> > BARs. In preparation, it makes an optimization and addresses some corner
> > cases observed when reallocating BARs. I consider the prepapatory
> > patches to be prerequisites to changing the default BAR alignment.
>
> Should the BARs be page aligned on systems with large pages?
> At least as an option for hypervisor pass-through and any than can be mmap()ed
> into userspace.
The actual patch says PAGE_SIZE ..
David
-
Registered Address Lakeside, Bramley Road, Mount Farm, Milton Keynes, MK1 1PT, UK
Registration No: 1397386 (Wales)
Powered by blists - more mailing lists