[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <875xs1mzmt.ffs@tglx>
Date: Thu, 15 Aug 2024 20:04:10 +0200
From: Thomas Gleixner <tglx@...utronix.de>
To: Palmer Dabbelt <palmer@...belt.com>, samuel.holland@...ive.com
Cc: Renner Berthing <emil.renner.berthing@...onical.com>,
apatel@...tanamicro.com, linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org, Paul Walmsley <paul.walmsley@...ive.com>,
aou@...s.berkeley.edu, daniel.lezcano@...aro.org
Subject: Re: [PATCH v1 0/9] Fix Allwinner D1 boot regression
On Thu, Aug 15 2024 at 10:51, Palmer Dabbelt wrote:
> On Thu, 15 Aug 2024 08:59:37 PDT (-0700), samuel.holland@...ive.com wrote:
>>>>>> Sigh. Does RISCV really have to repeat all mistakes which have been made
>>>>>> by x86, ARM and others before? It's known for decades that the kernel
>>>>>> relies on a working timer...
>
> It's even worse than that: RISC-V doesn't even mandate any working
> _instructions_, much less anything in the platform/firmware.
So it's definitely taking the award for architectural disaster and will
probably keep it for a while.
> So I think if the revert is the best fix then we should revert it.
>
> That said: If the CLINT works, could we just add a probing quirk to make
> it appear on these systems even when it's not in the DT? I'm thinking
> something like adding a compatibly string to the CLINT driver for the
> SOC (or core or whatever, just something that's already there). We'd
> probably need a bit of special-case probing code, but shouldn't be so
> bad. We've got some other compatibility-oriented DT quirks floating
> around.
Alternatively, you can have a quirk in the PLIC driver for that
Allwinner D1 chip which probes it via IRQCHIP_DECLARE() as before with a
special probe function and denies the later platform probe.
Thanks,
tglx
Powered by blists - more mailing lists