| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <4f36f29d-93c9-4f7d-bb35-c29e5ba55966@linaro.org>
Date: Fri, 30 Aug 2024 10:10:54 +0200
From: Neil Armstrong <neil.armstrong@...aro.org>
To: xianwei.zhao@...ogic.com, Jerome Brunet <jbrunet@...libre.com>,
Michael Turquette <mturquette@...libre.com>, Stephen Boyd
<sboyd@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley
<conor+dt@...nel.org>, Chuan Liu <chuan.liu@...ogic.com>,
Kevin Hilman <khilman@...libre.com>,
Martin Blumenstingl <martin.blumenstingl@...glemail.com>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
linux-amlogic@...ts.infradead.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v4 2/3] arm64: dts: amlogic: add some device nodes for C3
On 30/08/2024 07:26, Xianwei Zhao via B4 Relay wrote:
> From: Xianwei Zhao <xianwei.zhao@...ogic.com>
>
> Add some device nodes for SoC C3, including periphs clock controller
> node, PLL clock controller node, SPICC node, regulator node, NAND
> controller node, sdcard node, Ethernet MAC and PHY node.
>
> The sdacrd depends on regulator and pinctrl(select), so some
> property fields are placed at the board level. The nand chip
> is placed on the board, So some property fields about SPIFC
> and NAND controller node are placed at the board level.
> THe Ethernet MAC support outchip PHY, so place this property
> field(select PHY) at the board level.
>
> Signed-off-by: Xianwei Zhao <xianwei.zhao@...ogic.com>
> ---
> .../boot/dts/amlogic/amlogic-c3-c302x-aw409.dts | 233 ++++++++++
> arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi | 488 ++++++++++++++++++++-
> 2 files changed, 720 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-c3-c302x-aw409.dts b/arch/arm64/boot/dts/amlogic/amlogic-c3-c302x-aw409.dts
> index edce8850b338..b8d2037afc00 100644
> --- a/arch/arm64/boot/dts/amlogic/amlogic-c3-c302x-aw409.dts
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-c3-c302x-aw409.dts
> @@ -16,14 +16,247 @@ / {
>
> aliases {
> serial0 = &uart_b;
> + spi0 = &spifc;
> };
>
> memory@0 {
> device_type = "memory";
> reg = <0x0 0x0 0x0 0x10000000>;
> };
> +
> + reserved-memory {
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + /* 9 MiB reserved for ARM Trusted Firmware */
> + secmon_reserved: secmon@...0000 {
> + compatible = "shared-dma-pool";
> + reg = <0x0 0x07f00000 0x0 0x900000>;
> + no-map;
> + };
> + };
> +
> + main_12v: regulator-main-12v {
> + compatible = "regulator-fixed";
> + regulator-name = "12V";
> + regulator-min-microvolt = <12000000>;
> + regulator-max-microvolt = <12000000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vcc_5v: regulator-vcc-5v {
> + compatible = "regulator-fixed";
> + regulator-name = "VCC5V";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + vin-supply = <&main_12v>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vddq: regulator-vddq {
> + compatible = "regulator-fixed";
> + regulator-name = "VDDQ";
> + regulator-min-microvolt = <1200000>;
> + regulator-max-microvolt = <1200000>;
> + vin-supply = <&main_12v>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vddao_3v3: regulator-vddao-3v3 {
> + compatible = "regulator-fixed";
> + regulator-name = "VDDAO3V3";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + vin-supply = <&main_12v>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vddao_1v8: regulator-vddao-1v8 {
> + compatible = "regulator-fixed";
> + regulator-name = "VDDAO1V8";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <1800000>;
> + vin-supply = <&vddao_3v3>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ddr4_2v5: regulator-ddr4-2v5 {
> + compatible = "regulator-fixed";
> + regulator-name = "DDR4_2V5";
> + regulator-min-microvolt = <2500000>;
> + regulator-max-microvolt = <2500000>;
> + vin-supply = <&vddao_3v3>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vcc_3v3: regulator-vcc-3v3 {
> + compatible = "regulator-fixed";
> + regulator-name = "VCC3V3";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + vin-supply = <&vddao_3v3>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vcc_1v8: regulator-vcc-1v8 {
> + compatible = "regulator-fixed";
> + regulator-name = "VCC1V8";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <1800000>;
> + vin-supply = <&vcc_3v3>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vdd_1v8: regulator-vdd-1v8 {
> + compatible = "regulator-fixed";
> + regulator-name = "VDD1V8_BOOT";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <1800000>;
> + vin-supply = <&vcc_3v3>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + vddio_b: regulator-vddio-3v3-b {
> + compatible = "regulator-fixed";
> + regulator-name = "VDDIO_B";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + vin-supply = <&vcc_3v3>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + sdcard: regulator-sdcard {
> + compatible = "regulator-fixed";
> + regulator-name = "SDCARD_POWER";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + vin-supply = <&vddao_3v3>;
> + gpio = <&gpio GPIOA_4 GPIO_ACTIVE_LOW>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> };
>
> &uart_b {
> status = "okay";
> };
> +
> +&nand {
> + status = "okay";
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + pinctrl-0 = <&nand_pins>;
> + pinctrl-names = "default";
> +
> + nand@0 {
> + reg = <0>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + nand-on-flash-bbt;
> +
> + partition@0 {
> + label = "boot";
> + reg = <0x0 0x00200000>;
> + };
> + partition@...000 {
> + label = "env";
> + reg = <0x00200000 0x00400000>;
> + };
> + partition@...000 {
> + label = "system";
> + reg = <0x00600000 0x00a00000>;
> + };
> + partition@...0000 {
> + label = "rootfs";
> + reg = <0x01000000 0x03000000>;
> + };
> + partition@...0000 {
> + label = "media";
> + reg = <0x04000000 0x8000000>;
> + };
> + };
> +};
> +
> +ðmac {
> + status = "okay";
> + phy-handle = <&internal_ephy>;
> + phy-mode = "rmii";
> +};
> +
> +&spifc {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + pinctrl-0 = <&spifc_pins>;
> + pinctrl-names = "default";
> +
> + nand@0 {
> + compatible = "spi-nand";
> + reg = <0>;
> + spi-max-frequency = <83000000>;
> + spi-tx-bus-width = <4>;
> + spi-rx-bus-width = <4>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + status = "disabled";
> +
> + partitions {
> + compatible = "fixed-partitions";
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + partition@0 {
> + label = "boot";
> + reg = <0 0x200000>;
> + };
> +
> + partition@...000 {
> + label = "env";
> + reg = <0x200000 0x400000>;
> + };
> +
> + partition@...000 {
> + label = "system";
> + reg = <0x600000 0xa00000>;
> + };
> +
> + partition@...0000 {
> + label = "rootfs";
> + reg = <0x1000000 0x3000000>;
> + };
> +
> + partition@...0000 {
> + label = "data";
> + reg = <0x4000000 0x8000000>;
> + };
> + };
> + };
> +};
> +
> +&sd {
> + status = "okay";
> + pinctrl-0 = <&sdcard_pins>;
> + pinctrl-1 = <&sdcard_clk_gate_pins>;
> + pinctrl-names = "default","clk-gate";
> +
> + bus-width = <4>;
> + cap-sd-highspeed;
> + max-frequency = <50000000>;
> + disable-wp;
> +
> + cd-gpios = <&gpio GPIOC_6 GPIO_ACTIVE_LOW>;
> + vmmc-supply = <&sdcard>;
> + vqmmc-supply = <&sdcard>;
> +};
> diff --git a/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi
> index c913dd409e64..c0ce776ec463 100644
> --- a/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi
> +++ b/arch/arm64/boot/dts/amlogic/amlogic-c3.dtsi
> @@ -7,6 +7,11 @@
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> #include <dt-bindings/gpio/gpio.h>
> #include <dt-bindings/reset/amlogic,c3-reset.h>
> +#include <dt-bindings/clock/amlogic,c3-pll-clkc.h>
> +#include <dt-bindings/clock/amlogic,c3-scmi-clkc.h>
> +#include <dt-bindings/clock/amlogic,c3-peripherals-clkc.h>
> +#include <dt-bindings/power/amlogic,c3-pwrc.h>
> +#include <dt-bindings/gpio/amlogic-c3-gpio.h>
>
> / {
> cpus {
> @@ -57,6 +62,34 @@ pwrc: power-controller {
> };
> };
>
> + sram {
> + compatible = "mmio-sram";
> + reg = <0x0 0x07f50e00 0x0 0x100>;
> + #address-cells = <1>;
> + #size-cells = <1>;
> + ranges = <0 0x0 0x07f50e00 0x100>;
> +
> + scmi_shmem: sram@0 {
> + compatible = "arm,scmi-shmem";
> + reg = <0x0 0x100>;
> + };
> + };
> +
> + firmware {
> + scmi: scmi {
> + compatible = "arm,scmi-smc";
> + arm,smc-id = <0x820000C1>;
> + shmem = <&scmi_shmem>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + scmi_clk: protocol@14 {
> + reg = <0x14>;
> + #clock-cells = <1>;
> + };
> + };
> + };
> +
> soc {
> compatible = "simple-bus";
> #address-cells = <2>;
> @@ -82,6 +115,44 @@ apb4: bus@...00000 {
> #size-cells = <2>;
> ranges = <0x0 0x0 0x0 0xfe000000 0x0 0x480000>;
>
> + clkc_periphs: clock-controller@0 {
> + compatible = "amlogic,c3-peripherals-clkc";
> + reg = <0x0 0x0 0x0 0x49c>;
> + #clock-cells = <1>;
> + clocks = <&xtal>,
> + <&scmi_clk CLKID_OSC>,
> + <&scmi_clk CLKID_FIXED_PLL_OSC>,
> + <&clkc_pll CLKID_FCLK_DIV2>,
> + <&clkc_pll CLKID_FCLK_DIV2P5>,
> + <&clkc_pll CLKID_FCLK_DIV3>,
> + <&clkc_pll CLKID_FCLK_DIV4>,
> + <&clkc_pll CLKID_FCLK_DIV5>,
> + <&clkc_pll CLKID_FCLK_DIV7>,
> + <&clkc_pll CLKID_GP0_PLL>,
> + <&scmi_clk CLKID_GP1_PLL_OSC>,
> + <&clkc_pll CLKID_HIFI_PLL>,
> + <&scmi_clk CLKID_SYS_CLK>,
> + <&scmi_clk CLKID_AXI_CLK>,
> + <&scmi_clk CLKID_SYS_PLL_DIV16>,
> + <&scmi_clk CLKID_CPU_CLK_DIV16>;
> + clock-names = "xtal_24m",
> + "oscin",
> + "fix",
> + "fdiv2",
> + "fdiv2p5",
> + "fdiv3",
> + "fdiv4",
> + "fdiv5",
> + "fdiv7",
> + "gp0",
> + "gp1",
> + "hifi",
> + "sysclk",
> + "axiclk",
> + "sysplldiv16",
> + "cpudiv16";
> + };
> +
> reset: reset-controller@...0 {
> compatible = "amlogic,c3-reset";
> reg = <0x0 0x2000 0x0 0x98>;
> @@ -108,6 +179,237 @@ gpio: bank@...0 {
> #gpio-cells = <2>;
> gpio-ranges = <&periphs_pinctrl 0 0 55>;
> };
> +
> + i2c0_pins1: i2c0-pins1 {
> + mux {
> + groups = "i2c0_sda_e",
> + "i2c0_scl_e";
> + function = "i2c0";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c0_pins2: i2c0-pins2 {
> + mux {
> + groups = "i2c0_sda_d",
> + "i2c0_scl_d";
> + function = "i2c0";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c1_pins1: i2c1-pins1 {
> + mux {
> + groups = "i2c1_sda_x",
> + "i2c1_scl_x";
> + function = "i2c1";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c1_pins2: i2c1-pins2 {
> + mux {
> + groups = "i2c1_sda_d",
> + "i2c1_scl_d";
> + function = "i2c1";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c1_pins3: i2c1-pins3 {
> + mux {
> + groups = "i2c1_sda_a",
> + "i2c1_scl_a";
> + function = "i2c1";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c1_pins4: i2c1-pins4 {
> + mux {
> + groups = "i2c1_sda_b",
> + "i2c1_scl_b";
> + function = "i2c1";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c2_pins1: i2c2-pins1 {
> + mux {
> + groups = "i2c2_sda",
> + "i2c2_scl";
> + function = "i2c2";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c3_pins1: i2c3-pins1 {
> + mux {
> + groups = "i2c3_sda_c",
> + "i2c3_scl_c";
> + function = "i2c3";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c3_pins2: i2c3-pins2 {
> + mux {
> + groups = "i2c3_sda_x",
> + "i2c3_scl_x";
> + function = "i2c3";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + i2c3_pins3: i2c3-pins3 {
> + mux {
> + groups = "i2c3_sda_d",
> + "i2c3_scl_d";
> + function = "i2c3";
> + bias-disable;
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + nand_pins: nand-pins {
> + mux {
> + groups = "emmc_nand_d0",
> + "emmc_nand_d1",
> + "emmc_nand_d2",
> + "emmc_nand_d3",
> + "emmc_nand_d4",
> + "emmc_nand_d5",
> + "emmc_nand_d6",
> + "emmc_nand_d7",
> + "nand_ce0",
> + "nand_ale",
> + "nand_cle",
> + "nand_wen_clk",
> + "nand_ren_wr";
> + function = "nand";
> + input-enable;
> + };
> + };
> +
> + sdcard_pins: sdcard-pins {
> + mux {
> + groups = "sdcard_d0",
> + "sdcard_d1",
> + "sdcard_d2",
> + "sdcard_d3",
> + "sdcard_clk",
> + "sdcard_cmd";
> + function = "sdcard";
> + bias-pull-up;
> + drive-strength-microamp = <4000>;
> + };
> + };
> +
> + sdcard_clk_gate_pins: sdcard-clk-cmd-pins {
> + mux {
> + groups = "GPIOC_4";
> + function = "gpio_periphs";
> + bias-pull-down;
> + drive-strength-microamp = <4000>;
> + };
> + };
> +
> + sdio_m_clk_gate_pins: sdio-m-clk-cmd-pins {
> + mux {
> + groups = "sdio_clk";
> + function = "sdio";
> + bias-pull-down;
> + drive-strength-microamp = <4000>;
> + };
> + };
> +
> + sdio_m_pins: sdio-m-all-pins {
> + mux {
> + groups = "sdio_d0",
> + "sdio_d1",
> + "sdio_d2",
> + "sdio_d3",
> + "sdio_clk",
> + "sdio_cmd";
> + function = "sdio";
> + input-enable;
> + bias-pull-up;
> + drive-strength-microamp = <4000>;
> + };
> + };
> +
> + spicc0_pins1: spicc0-pins1 {
> + mux {
> + groups = "spi_a_mosi_b",
> + "spi_a_miso_b",
> + "spi_a_clk_b";
> + function = "spi_a";
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + spicc0_pins2: spicc0-pins2 {
> + mux {
> + groups = "spi_a_mosi_c",
> + "spi_a_miso_c",
> + "spi_a_clk_c";
> + function = "spi_a";
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + spicc0_pins3: spicc0-pins3 {
> + mux {
> + groups = "spi_a_mosi_x",
> + "spi_a_miso_x",
> + "spi_a_clk_x";
> + function = "spi_a";
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + spicc1_pins1: spicc1-pins1 {
> + mux {
> + groups = "spi_b_mosi_d",
> + "spi_b_miso_d",
> + "spi_b_clk_d";
> + function = "spi_b";
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + spicc1_pins2: spicc1-pins2 {
> + mux {
> + groups = "spi_b_mosi_x",
> + "spi_b_miso_x",
> + "spi_b_clk_x";
> + function = "spi_b";
> + drive-strength-microamp = <3000>;
> + };
> + };
> +
> + spifc_pins: spifc-pins {
> + mux {
> + groups = "spif_mo",
> + "spif_mi",
> + "spif_clk",
> + "spif_cs",
> + "spif_hold",
> + "spif_wp",
> + "spif_clk_loop";
> + function = "spif";
> + drive-strength-microamp = <4000>;
> + };
> + };
> };
>
> gpio_intc: interrupt-controller@...0 {
> @@ -119,13 +421,131 @@ gpio_intc: interrupt-controller@...0 {
> <10 11 12 13 14 15 16 17 18 19 20 21>;
> };
>
> + clkc_pll: clock-controller@...0 {
> + compatible = "amlogic,c3-pll-clkc";
> + reg = <0x0 0x8000 0x0 0x1a4>;
> + #clock-cells = <1>;
> + clocks = <&scmi_clk CLKID_TOP_PLL_OSC>,
> + <&scmi_clk CLKID_MCLK_PLL_OSC>,
> + <&scmi_clk CLKID_FIXED_PLL_OSC>;
> + clock-names = "top",
> + "mclk",
> + "fix";
> + };
> +
> + eth_phy: mdio-multiplexer@...00 {
> + compatible = "amlogic,g12a-mdio-mux";
> + reg = <0x0 0x28000 0x0 0xa4>;
> +
> + clocks = <&clkc_periphs CLKID_SYS_ETH_PHY>,
> + <&xtal>,
> + <&clkc_pll CLKID_FCLK_50M>;
> + clock-names = "pclk", "clkin0", "clkin1";
> + mdio-parent-bus = <&mdio0>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + ext_mdio: mdio@0 {
> + reg = <0>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + };
> +
> + int_mdio: mdio@1 {
> + reg = <1>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + internal_ephy: ethernet_phy@8 {
> + compatible = "ethernet-phy-id0180.3301",
> + "ethernet-phy-ieee802.3-c22";
> + interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
> + reg = <8>;
> + max-speed = <100>;
> + };
> + };
> + };
> +
> + spicc0: spi@...00 {
> + compatible = "amlogic,meson-g12a-spicc";
> + reg = <0x0 0x50000 0x0 0x44>;
> + interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clkc_periphs CLKID_SYS_SPICC_0>,
> + <&clkc_periphs CLKID_SPICC_A>;
> + clock-names = "core", "pclk";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + status = "disabled";
> + };
> +
> + spicc1: spi@...00 {
> + compatible = "amlogic,meson-g12a-spicc";
> + reg = <0x0 0x52000 0x0 0x44>;
> + interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&clkc_periphs CLKID_SYS_SPICC_1>,
> + <&clkc_periphs CLKID_SPICC_B>;
> + clock-names = "core", "pclk";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + status = "disabled";
> + };
> +
> + spifc: spi@...00 {
> + compatible = "amlogic,a1-spifc";
> + reg = <0x0 0x56000 0x0 0x290>;
> + interrupts = <GIC_SPI 182 IRQ_TYPE_EDGE_RISING>;
> + clocks = <&clkc_periphs CLKID_SPIFC>;
> + clock-names = "core";
> + status = "disabled";
> + };
> +
> + i2c0: i2c@...00 {
> + compatible = "amlogic,meson-axg-i2c";
> + reg = <0x0 0x66000 0x0 0x24>;
> + interrupts = <GIC_SPI 160 IRQ_TYPE_EDGE_RISING>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + clocks = <&clkc_periphs CLKID_SYS_I2C_M_A>;
> + status = "disabled";
> + };
> +
> + i2c1: i2c@...00 {
> + compatible = "amlogic,meson-axg-i2c";
> + reg = <0x0 0x68000 0x0 0x24>;
> + interrupts = <GIC_SPI 161 IRQ_TYPE_EDGE_RISING>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + clocks = <&clkc_periphs CLKID_SYS_I2C_M_B>;
> + status = "disabled";
> + };
> +
> + i2c2: i2c@...00 {
> + compatible = "amlogic,meson-axg-i2c";
> + reg = <0x0 0x6a000 0x0 0x24>;
> + interrupts = <GIC_SPI 162 IRQ_TYPE_EDGE_RISING>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + clocks = <&clkc_periphs CLKID_SYS_I2C_M_C>;
> + status = "disabled";
> + };
> +
> + i2c3: i2c@...00 {
> + compatible = "amlogic,meson-axg-i2c";
> + reg = <0x0 0x6c000 0x0 0x24>;
> + interrupts = <GIC_SPI 163 IRQ_TYPE_EDGE_RISING>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + clocks = <&clkc_periphs CLKID_SYS_I2C_M_D>;
> + status = "disabled";
> + };
> +
> uart_b: serial@...00 {
> compatible = "amlogic,meson-s4-uart",
> "amlogic,meson-ao-uart";
> reg = <0x0 0x7a000 0x0 0x18>;
> interrupts = <GIC_SPI 169 IRQ_TYPE_EDGE_RISING>;
> status = "disabled";
> - clocks = <&xtal>, <&xtal>, <&xtal>;
> + clocks = <&xtal>, <&clkc_periphs CLKID_SYS_UART_B>, <&xtal>;
> clock-names = "xtal", "pclk", "baud";
> };
>
> @@ -136,6 +556,72 @@ sec_ao: ao-secure@...20 {
> reg = <0x0 0x10220 0x0 0x140>;
> amlogic,has-chip-id;
> };
> +
> + sdio: mmc@...00 {
> + compatible = "amlogic,meson-axg-mmc";
> + reg = <0x0 0x88000 0x0 0x800>;
> + interrupts = <GIC_SPI 176 IRQ_TYPE_EDGE_RISING>;
> + power-domains = <&pwrc PWRC_C3_SDIOA_ID>;
> + clocks = <&clkc_periphs CLKID_SYS_SD_EMMC_A>,
> + <&clkc_periphs CLKID_SD_EMMC_A>,
> + <&clkc_pll CLKID_FCLK_DIV2>;
> + clock-names = "core","clkin0", "clkin1";
> + no-mmc;
> + no-sd;
> + resets = <&reset RESET_SD_EMMC_A>;
> + status = "disabled";
> + };
> +
> + sd: mmc@...00 {
> + compatible = "amlogic,meson-axg-mmc";
> + reg = <0x0 0x8a000 0x0 0x800>;
> + interrupts = <GIC_SPI 177 IRQ_TYPE_EDGE_RISING>;
> + power-domains = <&pwrc PWRC_C3_SDCARD_ID>;
> + clocks = <&clkc_periphs CLKID_SYS_SD_EMMC_B>,
> + <&clkc_periphs CLKID_SD_EMMC_B>,
> + <&clkc_pll CLKID_FCLK_DIV2>;
> + clock-names = "core", "clkin0", "clkin1";
> + no-mmc;
> + no-sdio;
> + resets = <&reset RESET_SD_EMMC_B>;
> + status = "disabled";
> + };
> +
> + nand: nand-controller@...00 {
> + compatible = "amlogic,meson-axg-nfc";
> + reg = <0x0 0x8d000 0x0 0x200>,
> + <0x0 0x8C000 0x0 0x4>;
> + reg-names = "nfc", "emmc";
> + interrupts = <GIC_SPI 87 IRQ_TYPE_EDGE_RISING>;
> + clocks = <&clkc_periphs CLKID_SYS_SD_EMMC_C>,
> + <&clkc_pll CLKID_FCLK_DIV2>;
> + clock-names = "core", "device";
> + status = "disabled";
> + };
> + };
> +
> + ethmac: ethernet@...00000 {
> + compatible = "amlogic,meson-g12a-dwmac",
> + "snps,dwmac-3.70a",
> + "snps,dwmac";
> + reg = <0x0 0xfdc00000 0x0 0x10000>,
> + <0x0 0xfe024000 0x0 0x8>;
> + interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "macirq";
> + power-domains = <&pwrc PWRC_C3_ETH_ID>;
> + clocks = <&clkc_periphs CLKID_SYS_ETH_MAC>,
> + <&clkc_pll CLKID_FCLK_DIV2>,
> + <&clkc_pll CLKID_FCLK_50M>;
> + clock-names = "stmmaceth", "clkin0", "clkin1";
> + rx-fifo-depth = <4096>;
> + tx-fifo-depth = <2048>;
> + status = "disabled";
> +
> + mdio0: mdio {
> + compatible = "snps,dwmac-mdio";
> + #address-cells = <1>;
> + #size-cells = <0>;
> + };
> };
> };
> };
>
Reviewed-by: Neil Armstrong <neil.armstrong@...aro.org>
Powered by blists - more mailing lists