| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID:
<SN7PR12MB7201E8EEEC41C74DC2ED11B68B642@SN7PR12MB7201.namprd12.prod.outlook.com>
Date: Thu, 12 Sep 2024 09:38:09 +0000
From: "Havalige, Thippeswamy" <thippeswamy.havalige@....com>
To: Bjorn Helgaas <helgaas@...nel.org>
CC: "manivannan.sadhasivam@...aro.org" <manivannan.sadhasivam@...aro.org>,
"robh@...nel.org" <robh@...nel.org>, "linux-pci@...r.kernel.org"
<linux-pci@...r.kernel.org>, "bhelgaas@...gle.com" <bhelgaas@...gle.com>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>, "krzk+dt@...nel.org" <krzk+dt@...nel.org>,
"conor+dt@...nel.org" <conor+dt@...nel.org>, "devicetree@...r.kernel.org"
<devicetree@...r.kernel.org>, "Gogada, Bharat Kumar"
<bharat.kumar.gogada@....com>, "Simek, Michal" <michal.simek@....com>,
"lpieralisi@...nel.org" <lpieralisi@...nel.org>, "kw@...ux.com"
<kw@...ux.com>
Subject: RE: [PATCH 2/2] PCI: xilinx-cpm: Add support for Versal CPM5 Root
Port controller-1
Hi Bjorn,
Thanks, for your comments.
> -----Original Message-----
> From: Bjorn Helgaas <helgaas@...nel.org>
> Sent: Saturday, September 7, 2024 12:49 AM
> To: Havalige, Thippeswamy <thippeswamy.havalige@....com>
> Cc: manivannan.sadhasivam@...aro.org; robh@...nel.org; linux-
> pci@...r.kernel.org; bhelgaas@...gle.com; linux-arm-kernel@...ts.infradead.org;
> linux-kernel@...r.kernel.org; krzk+dt@...nel.org; conor+dt@...nel.org;
> devicetree@...r.kernel.org; Gogada, Bharat Kumar
> <bharat.kumar.gogada@....com>; Simek, Michal <michal.simek@....com>;
> lpieralisi@...nel.org; kw@...ux.com
> Subject: Re: [PATCH 2/2] PCI: xilinx-cpm: Add support for Versal CPM5 Root Port
> controller-1
>
> On Fri, Sep 06, 2024 at 03:01:48PM +0530, Thippeswamy Havalige wrote:
> > In the CPM5, controller-1 has platform-specific error interrupt bits
> > located at different offsets compared to controller-0.
>
> Technically mentions a difference between controller-0 and
> controller-1, but doesn't say what the patch does.
I'll update required detailed description in next patch.
>
> > Signed-off-by: Thippeswamy Havalige <thippesw@....com>
> > ---
> > drivers/pci/controller/pcie-xilinx-cpm.c | 39 +++++++++++++++++++-----
> > 1 file changed, 32 insertions(+), 7 deletions(-)
> >
> > diff --git a/drivers/pci/controller/pcie-xilinx-cpm.c b/drivers/pci/controller/pcie-
> xilinx-cpm.c
> > index a0f5e1d67b04..d672f620bc4c 100644
> > --- a/drivers/pci/controller/pcie-xilinx-cpm.c
> > +++ b/drivers/pci/controller/pcie-xilinx-cpm.c
> > @@ -30,10 +30,13 @@
> > #define XILINX_CPM_PCIE_REG_IDRN_MASK 0x00000E3C
> > #define XILINX_CPM_PCIE_MISC_IR_STATUS 0x00000340
> > #define XILINX_CPM_PCIE_MISC_IR_ENABLE 0x00000348
> > -#define XILINX_CPM_PCIE_MISC_IR_LOCAL BIT(1)
> > +#define XILINX_CPM_PCIE0_MISC_IR_LOCAL BIT(1)
> > +#define XILINX_CPM_PCIE1_MISC_IR_LOCAL BIT(2)
> >
> > -#define XILINX_CPM_PCIE_IR_STATUS 0x000002A0
> > -#define XILINX_CPM_PCIE_IR_ENABLE 0x000002A8
> > +#define XILINX_CPM_PCIE0_IR_STATUS 0x000002A0
> > +#define XILINX_CPM_PCIE1_IR_STATUS 0x000002B4
> > +#define XILINX_CPM_PCIE0_IR_ENABLE 0x000002A8
> > +#define XILINX_CPM_PCIE1_IR_ENABLE 0x000002BC
>
> These are all indented with spaces; should use tabs like the other
> definitions above.
Thanks, will add proper tabs in next patch.
>
> > #define XILINX_CPM_PCIE_IR_LOCAL BIT(0)
>
> Same here (although you didn't change this one).
>
> > #define IMR(x) BIT(XILINX_PCIE_INTR_ ##x)
> > @@ -280,10 +283,17 @@ static void xilinx_cpm_pcie_event_flow(struct
> irq_desc *desc)
> > pcie_write(port, val, XILINX_CPM_PCIE_REG_IDR);
> >
> > if (port->variant->version == CPM5) {
> > - val = readl_relaxed(port->cpm_base +
> XILINX_CPM_PCIE_IR_STATUS);
> > + val = readl_relaxed(port->cpm_base +
> XILINX_CPM_PCIE0_IR_STATUS);
> > if (val)
> > writel_relaxed(val, port->cpm_base +
> > - XILINX_CPM_PCIE_IR_STATUS);
> > + XILINX_CPM_PCIE0_IR_STATUS);
> > + }
> > +
> > + else if (port->variant->version == CPM5_HOST1) {
> > + val = readl_relaxed(port->cpm_base +
> XILINX_CPM_PCIE1_IR_STATUS);
> > + if (val)
> > + writel_relaxed(val, port->cpm_base +
> > + XILINX_CPM_PCIE1_IR_STATUS);
> > }
>
> When possible, I think it would be nicer to encode this difference in
> the data, i.e., in struct xilinx_cpm_variant, than in the code. For
> example,
>
> struct xilinx_cpm_variant {
> enum xilinx_cpm_version version;
> + u32 ir_status;
> }
>
> static const struct xilinx_cpm_variant cpm5_host = {
> .version = CPM5,
> + .ir_status = XILINX_CPM_PCIE0_IR_STATUS,
> };
>
> static const struct xilinx_cpm_variant cpm5_host = {
> .version = CPM5_HOST1,
> + .ir_status = XILINX_CPM_PCIE1_IR_STATUS,
> };
>
> Then this code could look like this, where it basically tests a
> *feature* instead of checking for all the different variants:
>
> struct xilinx_cpm_variant *variant = port->variant;
>
> if (variant->ir_status) {
> val = readl_relaxed(port->cpm_base + variant->ir_status);
> if (val)
> writel_relaxed(port->cpm_base + variant->ir_status);
> }
>
> (Apparently the CPM variant doesn't require this at all?)
>
> > /*
> > @@ -483,12 +493,19 @@ static void xilinx_cpm_pcie_init_port(struct
> xilinx_cpm_pcie *port)
> > * XILINX_CPM_PCIE_MISC_IR_ENABLE register is mapped to
> > * CPM SLCR block.
> > */
> > - writel(XILINX_CPM_PCIE_MISC_IR_LOCAL,
> > + writel(XILINX_CPM_PCIE0_MISC_IR_LOCAL,
> > port->cpm_base + XILINX_CPM_PCIE_MISC_IR_ENABLE);
> >
> > if (port->variant->version == CPM5) {
> > writel(XILINX_CPM_PCIE_IR_LOCAL,
> > - port->cpm_base + XILINX_CPM_PCIE_IR_ENABLE);
> > + port->cpm_base + XILINX_CPM_PCIE0_IR_ENABLE);
> > + }
> > +
> > + else if (port->variant->version == CPM5_HOST1) {
> > + writel(XILINX_CPM_PCIE1_MISC_IR_LOCAL,
> > + port->cpm_base + XILINX_CPM_PCIE_MISC_IR_ENABLE);
> > + writel(XILINX_CPM_PCIE_IR_LOCAL,
> > + port->cpm_base + XILINX_CPM_PCIE1_IR_ENABLE);
>
> This looks questionable and worth a comment if this is what you
> intend.
>
> CPM
> - sets PCIE0_MISC_IR_LOCAL in PCIE_MISC_IR_ENABLE
>
> CPM5
> - sets PCIE0_MISC_IR_LOCAL in PCIE_MISC_IR_ENABLE
> - sets PCIE_IR_LOCAL in PCIE0_IR_ENABLE
>
> CPM5_HOST1
> - sets PCIE0_MISC_IR_LOCAL in PCIE_MISC_IR_ENABLE
> - sets PCIE1_MISC_IR_LOCAL in PCIE_MISC_IR_ENABLE (overwrite)
> - sets PCIE_IR_LOCAL in PCIE1_IR_ENABLE
>
> The CPM5_HOST1 overwrite looks either wrong or like the first write
> was unnecessary.
Yes, the initial write is unnecessary here. I will fix this in next patch.
>
> You might be able to simplify this by adding .misc_ir_value,
> .ir_enable, and .ir_local_value:
>
> struct xilinx_cpm_variant *variant = port->variant;
>
> writel(variant->misc_ir_value,
> port->cpm_base + XILINX_CPM_PCIE_MISC_IR_ENABLE);
> if (variant->ir_enable)
> writel(variant->ir_local_value, port->cpm_base + ir_enable);
>
> > /* Enable the Bridge enable bit */
>
> Unrelated to *this* patch except for being in the diff context, but
> "enable the enable bit" is unclear because "enable" isn't something
> you can do to a bit; you can *set* or *clear* a bit.
>
> Bjorn
Powered by blists - more mailing lists