| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1727245477-15961-1-git-send-email-hongxing.zhu@nxp.com> Date: Wed, 25 Sep 2024 14:24:28 +0800 From: Richard Zhu <hongxing.zhu@....com> To: l.stach@...gutronix.de, kwilczynski@...nel.org, bhelgaas@...gle.com, lpieralisi@...nel.org, frank.li@....com, robh+dt@...nel.org, conor+dt@...nel.org, shawnguo@...nel.org, krzysztof.kozlowski+dt@...aro.org, festevam@...il.com, s.hauer@...gutronix.de Cc: linux-pci@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, kernel@...gutronix.de, imx@...ts.linux.dev Subject: [PATCH v2 0/9] A bunch of changes to refine i.MX PCIe driver A bunch of changes to refine i.MX PCIe driver. - Add ref clock gate for i.MX95 PCIe by #1, #2 and #9 patches. The changes of clock part is here [1]. [1] https://patchwork.kernel.org/project/linux-arm-kernel/cover/1725525535-22924-1-git-send-email-hongxing.zhu@nxp.com/ - #3 and #4 patches clean i.MX PCIe driver by removing useless codes. Patch #3 depends on [2]. [2] https://patchwork.kernel.org/project/linux-arm-kernel/cover/1723534943-28499-1-git-send-email-hongxing.zhu@nxp.com/ - Make core reset and enable_ref_clk symmetric for i.MX PCIe driver by #5 and #6 patches. - Use dwc common suspend resume method, and enable i.MX8MQ, i.MX8Q and i.MX95 PCIe PM supports by #7 and #8 patches. v2 changes: - Add the reasons why one more clock is added for i.MX95 PCIe in patch #1. - Add the "Reviewed-by: Frank Li <Frank.Li@....com>" into patch #2, #4, #5, #6, #8 and #9. [PATCH v2 1/9] dt-bindings: imx6q-pcie: Add ref clock for i.MX95 PCIe [PATCH v2 2/9] PCI: imx6: Add ref clock for i.MX95 PCIe [PATCH v2 3/9] PCI: imx6: Fetch dbi2 and iATU base addesses from DT [PATCH v2 4/9] PCI: imx6: Correct controller_id generation logic for [PATCH v2 5/9] PCI: imx6: Make core reset assertion deassertion [PATCH v2 6/9] PCI: imx6: Make *_enable_ref_clk() function symmetric [PATCH v2 7/9] PCI: imx6: Use dwc common suspend resume method [PATCH v2 8/9] PCI: imx6: Add i.MX8MQ i.MX8Q and i.MX95 PCIe PM [PATCH v2 9/9] arm64: dts: imx95: Add ref clock for i.MX95 PCIe cumentation/devicetree/bindings/pci/fsl,imx6q-pcie-common.yaml | 4 +- Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml | 25 ++++++++++-- arch/arm64/boot/dts/freescale/imx95.dtsi | 25 ++++++++++-- drivers/pci/controller/dwc/pci-imx6.c | 166 +++++++++++++++++++++++++++------------------------------------------------- 4 files changed, 103 insertions(+), 117 deletions(-)
Powered by blists - more mailing lists