[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id:
<172822135876.3395169.3761438771827436861.git-patchwork-notify@kernel.org>
Date: Sun, 06 Oct 2024 13:29:18 +0000
From: patchwork-bot+linux-riscv@...nel.org
To: Samuel Holland <samuel.holland@...ive.com>
Cc: linux-riscv@...ts.infradead.org, palmer@...belt.com, leobras@...hat.com,
aou@...s.berkeley.edu, xiao.w.wang@...el.com, paul.walmsley@...ive.com,
charlie@...osinc.com, linux-kernel@...r.kernel.org, conor@...nel.org,
conor.dooley@...rochip.com, evan@...osinc.com, guoren@...nel.org,
andy.chiu@...ive.com, greentime.hu@...ive.com, cleger@...osinc.com,
tglx@...utronix.de, ajones@...tanamicro.com, ke.zhao@...ngroup.cn,
debug@...osinc.com
Subject: Re: [PATCH v4 0/3] riscv: Per-thread envcfg CSR support
Hello:
This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@...osinc.com>:
On Wed, 14 Aug 2024 01:10:53 -0700 you wrote:
> This series (or equivalent) is a prerequisite for both user-mode pointer
> masking and CFI support, as both of those are per-thread features and
> are controlled by fields in the envcfg CSR. These patches are based on
> v1 of the pointer masking series[1], with significant input from both
> Deepak and Andrew.
>
> [1]: https://lore.kernel.org/linux-riscv/20240319215915.832127-6-samuel.holland@sifive.com/
>
> [...]
Here is the summary with links:
- [v4,1/3] riscv: Enable cbo.zero only when all harts support Zicboz
https://git.kernel.org/riscv/c/1b57747e978f
- [v4,2/3] riscv: Add support for per-thread envcfg CSR values
https://git.kernel.org/riscv/c/5fc7355f0137
- [v4,3/3] riscv: Call riscv_user_isa_enable() only on the boot hart
https://git.kernel.org/riscv/c/368546ebe7e7
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
Powered by blists - more mailing lists