lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <172831116174.468342.11751224151895119357.b4-ty@kernel.org>
Date: Mon,  7 Oct 2024 09:26:05 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: manivannan.sadhasivam@...aro.org,
	bp@...en8.de,
	tony.luck@...el.com,
	mchehab@...nel.org,
	rric@...nel.org,
	konradybcio@...nel.org,
	quic_sibis@...cinc.com,
	abel.vesa@...aro.org,
	Rajendra Nayak <quic_rjendra@...cinc.com>
Cc: linux-arm-msm@...r.kernel.org,
	linux-edac@...r.kernel.org,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] EDAC/qcom: Make irq configuration optional


On Tue, 03 Sep 2024 15:45:10 +0530, Rajendra Nayak wrote:
> On most modern qualcomm SoCs, the configuration necessary to enable the
> Tag/Data RAM related irqs being propagated to the SoC irq controller is
> already done in firmware (in DSF or 'DDR System Firmware')
> 
> On some like the x1e80100, these registers aren't even accesible to the
> kernel causing a crash when edac device is probed.
> 
> [...]

Applied, thanks!

[1/1] EDAC/qcom: Make irq configuration optional
      commit: 0a97195d2181caced187acd7454464b8e37021d7

Best regards,
-- 
Bjorn Andersson <andersson@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ